SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " prime " 1,722 found 🔀 AI-powered Shuffle
Starmer says he’ll resign as UK prime minister, roiling British politics yet again
LONDON (AP) — British Prime Minister Keir Starmer said Monday he will resign, forced out by his own party after missteps and mistakes soured voters’ goodwill following a landslide election victory …
Apple’s latest AirTags are cheaper than ever for Prime Day
The four-pack is down to $90, marking the first major discount on Apple’s new item trackers.
Prime Day 2026 LIVE: all the top TV, soundbar and projector deals handpicked by our home cinema experts
Our experts are updating this page in real-time with all the best (and worst) Prime Day AV deals
Starmer says he'll resign as UK prime minister, roiling British politics yet again
Starmer says he will remain caretaker prime minister until his Labour Party chooses a new leader — with expectations growing that it will be former Greater Manchester Mayor Andy Burnham.
Every Apple Watch Model Hits Its Lowest Price Ever for Prime Day
Prime Day deals are already in full swing today, despite the event not kicking off until tomorrow, June 23. Below we're tracking all-time low prices across the Apple Watch lineup, including Apple Watch Series 11 for $120 off, Apple Watch SE 3 for $50 off, and Apple Watch Ultra 3 for $150 off. Note: MacRumors is an affiliate partner with Amazon. When you click a link and make a purchase, we may receive a small payment, which helps us keep the site running.
Starmer says he'll resign as UK prime minister, roiling British politics yet again
British Prime Minister Keir Starmer has announced his resignation, forced out by his party after losing voter support. He will remain as caretaker until Labour chooses a new leader. Former
The Best Apple Watch Prime Day deals: Save from $199
Just after the unveiling of watchOS 27 with a suite of new features, and with the early Prime Day deals...
Starmer is stepping down. What could happen next?
The Labour leader says he will remain prime minister until his successor is chosen.
Starmer announces he'll resign as U.K. prime minister
Burnham's recent victory in a special parliamentary election prompted Starmer's decision
Political turmoil: UK will see its seventh prime minister in 10 years
After less than two years as PM, Keir Starmer announces his resignation amid mounting pressure from own Labour Party.
The Legend of Zelda: Tears of the Kingdom Scores a Huge Summer Discount for Both Generations of Switch Players — Here's How to Get the Best Deal Possible
A rare first-party Nintendo discount just went live: The Legend of Zelda: Tears of the Kingdom is heavily marked down for Amazon Prime Day for players on both the original Switch and the new Switch 2.
Keir Starmer says he will resign as prime minister; Andy Burnham expected to be next U.K. leader
Monday’s announcement may clear the path to power for Andy Burnham, who had planned to bring a challenge against Starmer. The next prime minister will be the seventh in just 10 years.
UK politics live: Starmer expected to announce he will resign as prime minister
Live coverage.
Top government figures expect Starmer to announce resignation plans
The prime minister has been considering his political future after Andy Burnham's big by-election victory last week.
Pound Trades Near 2026 Low as UK Political Uncertainty Builds
The pound traded near this year’s low on expectations Keir Starmer will set out a timetable for his departure as UK prime minister in coming days.
Your Storage Problem Has a Prime Day Solution. We Found SSDs Starting at $50
From budget picks to blazing-fast upgrades, here's every Prime Day SSD deal worth your attention.
Sounds Like a Steal: 40+ Apple, Sony and Bose Deals Are Live With Prime Day Starting Tomorrow
Whether you want the best of the best or a budget pair, these are our favorite deals.
Senators trade All-Star Brady Tkachuk to Panthers in blockbuster for package that features 3 first-round picks, unites him with his brother
The Senators will receive three-first round picks and a second in exchange for dealing the All-Star winger in his prime.
Senators reportedly trading All-Star Brady Tkachuk to Panthers in blockbuster for package that features 3 first-round, unites him with his brother
The Senators will receive three-first round picks and a second in exchange for dealing the All-Star winger in his prime.
Senators reportedly trading All-Star Brady Tkachuk to Panthers in blockbuster for package that features 3 first-round, unites hit with his brother
The Senators will receive three-first round picks and a second in exchange for dealing the All-Star winger in his prime.
The Brand New 77" Samsung 4K OLED Smart TV With 120Hz Refresh Rate for PS5 Gaming Drops to Just $1,098 During the Amazon Prime Day Sale
One of the best Prime Day OLED TV deals is now live.
Starmer is on the precipice as pressure builds for the U.K. leader to resign
Rival Andy Burnham's decisive win in a special election to the House of Commons puts him in position to challenge the prime minister.
AirPods Pro 3 Return to Record Low $169 Price Ahead of Prime Day
Amazon today has the AirPods Pro 3 available for $169.00 in an early Prime Day sale, down from $249.00. This is an all-time low price on the AirPods Pro 3, beating the previous low by $10. Note: MacRumors is an affiliate partner with some of these vendors. When you click a link and make a purchase, we may receive a small payment, which helps us keep the site running.
Poland PM Tusk says political row with Ukraine is a 'strategic mistake'
A conflict between politicians in Poland and Ukraine is a strategic mistake that will harm both sides, Polish Prime Minister Donald Tusk said on Sunday on X, as he sought to defuse a row sparked by a historical dispute.
Sen. Cory Booker says people should be ‘very worried’ about Trump and Israel upending peace in the Middle East
The New Jersey Democrat criticized President Donald Trump and Israeli Prime Minister Benjamin Netanyahu, calling them both “criminal” leaders.
Trump says UK Prime Minister Keir Starmer to resign: 'Failed'
President Donald Trump said that British Prime Minister Keir Starmer will step down in a Truth Social post.
I’ve built hundreds of Lego sets. These early Prime Day deals are worth building yourself
As an avid Lego builder, I found the best early Amazon Prime Day deals on Lego Star Wars sets, brick-built plants and even F1 cars.
The Prime Day TV deals worth waiting for
Prime Day TV deals start June 23. Our TV expert explains which OLED, QLED, and budget models are worth watching and what shoppers should avoid.
The Political Education of Mark Carney
On the world stage, Canada's prime minister is a statesman. In Ottawa, he is a ward boss.
Amazon's Prime Day has a problem: Almost everyone has Prime already
Amazon Prime Day has maxed out the addressable market for its membership, so it's changing its Prime Day strategy.
UK business minister says he has no reason to think PM Starmer will resign on Monday
British business minister Peter Kyle said on Sunday he has no reason to believe that Prime Minister Keir Starmer is planning to announce his resignation on Monday.
UK business minister says he has no reason to think PM Starmer will resign on Monday
LONDON, June 21 (Reuters) - British business minister Peter Kyle said on Sunday he has no reason to believe that Prime Minister Keir Starmer is planning to announce his resignation on Monday.
UK Business Minister Says He Has No Reason to Think PM Starmer Will Resign on Monday
LONDON, June 21 (Reuters) - British business minister Peter Kyle said on Sunday he has no reason to believe that Prime Minister Keir Starmer is planning to announce his resignation on Monday. Speaking to Sky News, Kyle said he had a "frank" conversation with Starmer on Friday. Britain's ...
These Early Prime Day Apple Deals Slash Prices on MacBooks, iPads and AirPods
Score Prime Day savings on some of Apple's most popular devices, including AirPods, iPads and Beats headphones.
These Prime Day TV Deals Will Upgrade Your Home Entertainment Setup for Less Than You Think
With big-name brands like Samsung, LG and Hisense, these Prime Day discounts aren't to be sniffed at.
Back-to-School Shopping Starts…Now!
As shoppers spread out spending to manage their budgets, more retailers are promoting back-to-school deals with summer sales such as Amazon’s Prime Day.
Save up to $300 with these early Prime Day Apple deals
Prime Day 2026 kicks off on Tuesday, but there are numerous Apple deals in effect now that deliver the lowest prices of the season.
Trump deepens the dustup with Italy's Meloni, who says his 'unprovoked attacks are senseless'
President Donald Trump on Saturday lashed out at Italian Prime Minister Giorgia Meloni, insisting that she asked “over and over” for a photo with him at the recent Group of Seven summit and criticizing what he said was Italy’s lack of cooperation during the Iran war.
Trump deepens the dustup with Italy's Meloni over a disputed photo from the G7 summit
President Donald Trump is lashing out at Italian Prime Minister Giorgia Meloni once more
These Prime Day TV Deals Will Upgrade Your Entertainment Setup for Less
With brands like Samsung, LG and Hisense, these Prime Day discounts are going to be hard to beat.
Apple’s Early Prime Day Sale Is Live. We Found the Best Deals on MacBooks, iPads and AirPods
Act now and enjoy Prime Day savings on Apple favorites like Beats headphones, AirPods and iPads.
Italy’s prime minister says Trump made up a story about her supposedly begging him for something. She wouldn’t be the first
After an Italian media outlet reported that President Donald Trump said Prime Minister Giorgia Meloni had “begged” him for a photo at the G7 summit this week, Meloni quickly posted a response on social media. Trump, she said, had “completely fabricated” the story, and she was “shocked.”
A growing number of foreign leaders have had it with Trump
Italian Prime Minister Giorgia Meloni could have denied Trump’s claim that she begged him to take a photo together, and left it at that.
Amazon Will Make Billions on Prime Day. For Small Businesses, the Math Doesn't Always Add Up
Prime Day boosts Amazon’s gains while putting intense pressure on sellers to cut prices, absorb costs, and take on most of the risk.
Prime Day 2026: Best Early Apple Device and Accessory Deals Now Live
Amazon is soon to be back with its annual summertime Prime Day event, lasting for four days from June 23-26, one of the longest Prime Day events yet. As it does every year, Prime Day offers shoppers a huge selection of deals across Amazon's storefront, and there are already many deals you can get on sale ahead of the event. Note: MacRumors is an affiliate partner with Amazon. When you click a link and make a purchase, we may receive a small payment, which helps us keep the site running.
Italian foreign minister cancels trip to US over Trump’s comments about Meloni
US President Donald Trump’s comments to an Italian media outlet about the country’s Prime Minister Giorgia Meloni have sparked a fresh diplomatic incident.
Who is Gadi Eisenkot, the Israeli politician who could dethrone Netanyahu?
The former IDF chief of staff whose son was killed in the Gaza war is rapidly climbing in polls and betting markets, emerging as a leading contender to become Israel’s next prime minister.
What parents are waiting to buy during Amazon Prime Day 2026
Parents share the baby gear, kids' tech, toys, and home essentials they're hoping to buy on Prime Day.
Starmer’s future hangs in balance after Burnham’s Makerfield election win
Ashton-in-Makerfield, a town few knew of until recently, has potentially chosen the UK's next prime minister.
Britain Politics
Britain's Prime Minister Keir Starmer, right, gestures as he speaks with local residents as he visits a housing development in north London, Friday, June 19, 2026. (Peter Macdiarmid/Pool Photo via
Labour's Andy Burnham wins a special election, setting up a showdown with Starmer to lead Britain
Labour's Andy Burnham, the current mayor of Greater Manchester, has won a special election for a seat in Parliament that puts him in a position to challenge embattled Prime Minister Keir Starmer for leadership of the country.
U.K. Election Results Live Updates: Burnham Wins Makerfield By-Election, Clearing Path to Challenge Starmer
Andy Burnham, the Labour Party’s most popular politician, earned a decisive victory for a parliamentary seat in northern England. The win energizes his bid to become prime minister.
Persona 4 Revival Gameplay Showcase Covers Combat Changes, New Content, and More
Prime Time
Video: A Small Election Could Change British Politics
Voters in the northern English district of Makerfield cast ballots on Thursday to choose their representative in Parliament, the outcome of which could lead to Prime Minister Keir Starmer’s ouster.
I test TVs for a living. These are the 6 best early Prime Day TV deals on Amazon
Our tech writer has been testing TVs, soundbars and streaming devices, and he’s found the first six great home entertainment deals of Prime Day 2026.
Primer: Michigan Football edge rusher target set to make commitment
Edge rusher Ifeanyi EMedobi is set to announce his commitment today, choosing between Michigan, Minnesota and Penn State. We preview his decision:
What's new to streaming this week? (June 19, 2026)
What’s new on Netflix, Prime Video, Hulu, and more? We've got you covered.
Amazon Bets APAC Future on Building the "Entertainment Hub"
At Asia's leading media conference, held this week in Bali, Amazon regional entertainment leaders touted its radical localization strategies, 600-plus distribution partners, and the new ad-supported tier in India built on Amazon MX Player.
The European Council’s new political arithmetic
Four freshly installed prime ministers are joining the EU leaders’ table.
Starmer warns against ‘looking backwards’ to Brexit after rivals back UK’s return to EU
Speaking at the G7 summit, prime minister says he stands by Labour’s manifesto pledge not to rejoin bloc
A first look at ‘Apocalypse Z 2,’ the upcoming post-apocalyptic action sequel coming to Prime Video this Halloween
The highly anticipated second installment in the ‘Apocalypse Z’ movie franchise releases worldwide this Halloween.
Prime Day air fryer deals 2026: Breville, Ninja, and more
Skip the wait. The Breville Smart Oven Air Fryer Pro is already $80 off ahead of Prime Day, alongside top-tested deals from Ninja, Cosori, and more.
Prime Video Pushes Beyond Streaming to Build APAC Entertainment Hub
At APOS, Prime Video executives outlined a plan to evolve the platform into an entertainment hub across Asia-Pacific, backed by 600 partnerships.
Prime Video Pushes Beyond Streaming to Build APAC Entertainment Hub, Top Executives Reveal at APOS
Prime Video is doubling down on its ambition to become a unified entertainment destination across Asia-Pacific, with executives highlighting the company’s expanding ecosystem strategy during the APOS ...
Psst! Grab these early Amazon Prime Day Lego deals on collectible sets before the crowds discover them
We found record-low Lego deals at Amazon ahead of Prime Day, including collectible sets from “Harry Potter,” “Star Wars,” Disney, Marvel, Pixar, and “The Lord of the Rings.” Shop favorites like Diagon Alley, a Balrog book nook, and a “101 Dalmatians” puppy while they're at their lowest prices ever
ESPN unveils star-studded summer lineup for Women's Sports Sundays presented by TJ Maxx
ESPN today announced the full schedule for Women's Sports Sundays presented by TJ Maxx, a first-of-its-kind weekly primetime franchise that will place women's sports at the center of the summer sports calendar. Debuting Sunday, June 21, the new franchise will deliver nine consecutive weeks of marquee women's sports programming across ESPN, ESPN2, the ESPN App, Disney+ and ESPN Deportes, featuring the WNBA and NWSL's biggest stars in premium national windows.
Nothing’s Ear (a), our favorite budget earbuds, are cheaper than ever ahead of Prime Day
They offer ChatGPT integration.
Why healthcare stocks are primed to outperform the market: 2 firms
UBS listed three reasons they like the sector, starting with GLP-1 weight-loss drugs.
Watch the trailer for ‘Ghost in the Shell,’ the new anime adaptation coming to Prime Video 7 July
Love And Deepspace Is A Game Development Primer In Disguise
If journalism doesn't work out for me, there's always 3D rigging
DEPEND® AND DEION "COACH PRIME" SANDERS ENCOURAGE PROACTIVE CARE DURING MEN'S HEALTH MONTH
/PRNewswire/ -- This Men's Health Month, Depend®, the #1 brand of absorbent underwear, and Deion "Coach Prime" Sanders are encouraging men to take a proactive...
Robert De Niro's message for Donald Trump on his 80th birthday: 'Shut the f--- up'
As the president was hanging with UFC fighters at the White House on his 80th birthday, Robert De Niro delivered a fiery anti-Trump speech, declaring that he wants to "love my country again."
'All or Nothing: Manchester United' documentary coming to Prime Video in 2027
Prime Video's access-all-areas docuseries will follow the Premier League's most successful club through a transformative 2026/27 season.
Keir Starmer set to announce under-16s social media ban
Prime minister expected to unveil ‘Australia plus’ ban for under-16s on apps such as TikTok, Instagram and Snapchat
Trump Claims Strait Will be ‘Permanently Toll Free’ Under Agreement With Iran
In a call to The New York Times, President Trump praised Russia and China’s leaders and described Israel’s prime minister as “a very difficult guy.”
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Justin Trudeau skipped Canada World Cup opener because girlfriend Katy Perry performed at US game
Former Canada Prime Minister Justin Trudeau attended the United States’ World Cup opener against Paraguay rather than his own nation’s game vs | KCBS All News 106.9FM and 740AM
Justin Trudeau skipped Canada World Cup opener because girlfriend Katy Perry performed at US game
Former Canada Prime Minister Justin Trudeau attended the United States’ World Cup opener against Paraguay rather than his own nation’s game vs. Bosnia-Herzegovina in Toronto. Trudeau said he made the
Can This Man Govern Britain? (Can Anyone?)
Andy Burnham is using an American playbook to become prime minister. It could be the center-left's last chance.
Romania's president nominates Adrian Vestea as prime minister after his previous pick withdraws
Romanian President Nicusor Dan has nominated Adrian Vestea as prime minister to resolve a political crisis.
UK forces board sanctioned Russian oil tanker in English Channel for the first time, says Keir Starmer
Prime minister says British armed forces intercepted a Russian shadow fleet vessel in the early hours of Sunday morning
World Cup 2026: USA's Folarin Balogun stars against Paraguay after rise at Arsenal and switch away from England
Folarin Balogun scored twice in USAs World Cup opener against Paraguay; the 24-year-old striker came through the ranks at Arsenal and played for England U21s but made the move to Monaco and is now primed to be a standout star for Mauricio Pochettinos co-hosts
What Genres and Streamers Won 2025? And Who Lost? Plus Six Strategy Thoughts
(Welcome to the Entertainment Strategy Guy, a newsletter on the entertainment industry and business strategy. I write a weekly Streaming Ratings Report and a bi-weekly strategy column, along with occasional deep dives into other topics, like today’s article. Please subscribe.) Okay, time for the tenth and final article in my ten-part series recapping 2025. As I wrote two articles ago, my barometer for whether these articles are worth writing/publishing is whether they yield strategic insights, and once again, every subsection in this article has a strategic takeaway (or two). Honestly, these are the most important takeaways, since I step back and look holistically at the streaming wars in 2025. After I declare which streamers won and lost the year and which genres won and lost the year, I have six bonus thoughts. If you’d like to review the whole series... You can find the film flops here and here. You can find the TV shows flops here and here. You can find the top films here. You can find the top TV shows here, here and here. Then I declared my winners and losers in various categories here. You can find my 2024 recaps here. You can find the 2023 recaps here and here. And my 2022, 2021 and 2020 are all stored here. Yeah, it’s halfway through the year, and I’m just finishing this series up now. This year, I tried to space things out to not clog up my writing calendar, plus I had to wait for Fallout to (finally) drop off the charts. Well, that ended up pushing this series wayyyyy too far back on the calendar. Oh well. Next year, the goal will be to finish this series in March, but frankly, I just need more staff to make that happen. So please subscribe. Or, if you’re an advertiser (movie studio, FYC firm, or other), please reach out. Subscribe Streamer of the Year: Netflix Honorable Mention: Paramount (and CBS) So, just last week, I wrote about how Netflix has lost seven of its top twelve scripted shows in the last year. And I shared two very dour looks at Netflix’s potential slowdown this year and last. Guess what? They’re still the number one streamer in America. In 2025, they dominated new streaming shows (even if most of those new hit shows aren’t coming back for future seasons), they had the two biggest films, and they had the top returning TV show by a mile. The world is complicated, nuanced and messy. There may be warning signs of a future Netflix slowdown, but in 2025, Netflix was still the number one streamer. Note what I didn’t say? That Netflix has “won” the streaming wars, because obviously the streaming wars are still ongoing and, more importantly, YouTube is still growing—so now YouTube has “won” the streaming wars?—while Netflix’s share of TV consumption has stalled out. Avoid simplistic talking points, especially if they’re constantly repeated and could fit on a bumper sticker. I had trouble picking the second-place streamer this year, because all of the candidates for second place—Prime Video, HBO Max, and Paramount+—had some hits, but no one stood out. Then I saw this update from Nielsen on the top shows on TV in the 2025-206 season. Sure enough, Netflix had five of the top ten shows! And they had ten of the top 31 shows and fifteen of the top fifty. But CBS/Paramount+ actually had more shows in the top thirty and the top fifty. Paramount+/CBS had twelve of the top thirty shows and nineteen of the top fifty. Let me emphasize that: CBS/Paramount+ had more top shows in the 2025-2026 season than Netflix. And this look was just for TV shows, not live sports, an arena Netflix barely plays in. Meanwhile, Paramount-Skydance’s market cap is a fraction of Netflix’s. That’s weird, right? Streaming Loser of the Year, TV… We’re just getting started with this issue, but the rest is for paid subscribers of the Entertainment Strategy Guy, so if you’d like to find out… ...what streamer lost the year in TV... …whether Netflix could win the title for “film” streamer too… …who won the Disney vs Warner Bros. battle for theaters… ...what TV genres won and lost the year... ...what film genres won and lost the year... ...what film genre people think is thriving on streaming but isn’t… …why F-BOSSS TV shows don’t hold the same sway in the 2020s… …what it means to “flop” as a film on streaming… …UK shows underperforming on streaming… And a lot more... ...please subscribe! We can only keep doing this great work with your support. If you’d like to read more about why you should subscribe, please read this article about the Streaming Ratings Report, why it matters, why you need it, and why we cover streaming ratings best.
Apple just dropped early Prime Day deals on Amazon — save up to 30% on MacBooks, iPads and AirPods
Save big on these rare Apple tech deals
Commanders new offensive weapon primed for breakout season
The Commanders added plenty of new contributors on both sides of the ball, but one pass-catcher is the most likely to break out.
Early Prime Day Apple deals start at just $14.99, save up to $300
With Prime Day 2026 fast approaching, Apple deals are heating up, and some of the lowest prices on record are available on new releases.
Waterville board approves Amazon distribution center
Camber Development is applying for permits to build a 159,000 square foot building on about 50 acres on Junction Road near Trafton Road.
A first look at ‘The Love Hypothesis,’ a new rom-com coming to Prime Video September 23
The adaptation of Ali Hazelwood's bestselling novel stars Lili Reinhart and Tom Bateman.
Apple AirPods Pro 3 just fell to their all-time low price before Prime Day at $70 off
Amazon Prime Day sale is still weeks away, but you don’t have to wait to score the summer’s hottest sale. Apple’s new AirPods Pro 3 are down to a low price of $179.
AirPods Pro 3 drop to their best price ever as Apple announces new iOS 27 features
While we are still slightly under a couple weeks out from Amazon’s massive summer sale event, the best Prime Day...
What's new to streaming this week? (June 12, 2026)
What’s new on Netflix, Prime Video, Hulu, and more? We've got you covered.
Redding nurses, health care workers to hold strike vote and picket for safe staffing
Registered nurses and caregivers at Shasta Regional Medical Center in Redding, Calif., will hold a strike vote and picket on Thursday, June 11, to protest management’s refusal to address patient care and safe staffing issues. Nurses and health care workers at Shasta Regional, a Prime Healthcare facility.
Steelers Accused of Not Taking QB Situation Seriously
Despite Aaron Rodgers’ return, critics blast the Pittsburgh Steelers front office for failing to secure a high-upside future and settling for a veteran past his elite prime.
HBO Max To Be Offered Through Prime Video In New Zealand
EXCLUSIVE: HBO Max will roll out on Prime Video in New Zealand when it launches later this year. The service debuts next week on June 16 and will offered to viewers locally through Prime Video, includ...
Lyme Primer: How the New HHS Strategy Stacks Up To Science
Experts support targeting ticks but caution against the long-term use of antibiotics.
Potential primetime flex games on Las Vegas Raiders’ 2026 schedule
A few matchups that stand out as primetime options
Jets' consistent inconsistency prompts zero primetime games in 2026
Even the worst teams get a primetime slot or two throughout the season, at least that's how it used to be.
Keir Starmer to say ‘tech revolution must work for everyone’ in speech on AI
Prime minister to give speech on the government’s technology policy this morning