SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " ware " 3,500 found 🔀 AI-powered Shuffle
UPDATE Will Working Families Party Wave Finally Upend Legacy Politics in the Northwest Bronx?
Local voters will no doubt be aware of a growing progressive Democratic movement in the Northwest Bronx, and in The Bronx generally, as in much of New York City over the past several years. Past notable wins have included State Sen. Gustavo Rivera (S.D. 33) in 2010, Congresswoman Alexandria Ocasio-Cortez (NY-14) in 2018, along with former State Sen. Alessandria Biaggi, and former Congressman Jamaal Bowman (NY-16) in 2020.
Will Working Families Party Wave Finally Upend Legacy Politics in the Northwest Bronx?
Local voters will no doubt be aware of a growing progressive Democratic movement in the Northwest Bronx, and in The Bronx generally, as in much of New York City over the past several years. Past notable wins have included State Sen. Gustavo Rivera (S.D. 33) in 2010, Congresswoman Alexandria Ocasio-Cortez (NY-14) in 2018, along with former State Sen. Alessandria Biaggi, and former Congressman Jamaal Bowman (NY-16) in 2020.
Apple Unveiled These Five New Apps Last Week
Apple last week unveiled five new apps, with four announced at WWDC 2026 alongside its upcoming fall software updates, one released in beta for developers, and one released independently by its subsidiary Claris. Siri AI App One of the biggest announcements of WWDC 2026 was Siri AI, a ground-up rebuild of Apple's voice assistant that for the first time comes with a dedicated standalone app.
Father and son row across Pacific Ocean for veteran mental health
British Royal Marine veteran Tim Crockett and his son, Harrison, join 'Fox News @ Night' with Storybones Media CEO Heidi Collins to discuss their efforts to bring awareness to veteran suicide with the film 'Tame the Kraken.'
Taking supplements every day? You might be doing more harm than good
While many of us take supplements regularly, there are some risks people may not be aware of.
Finastra Sells Core Banking Business to Focus on Payments and Lending
Private capital asset manager Pollen Street plans to acquire Finastra’s global core banking software business, Universal Banking (UB), and support UB as
Minnesota man walks 1,776 miles for youth mental health awareness, resources
A Minnesota man is about to take on a 1,776-mile journey with a mission to help kids struggling with their mental health.
Apple reveals why watchOS 27 will be limited to Apple Watch Ultra 2 and newer models
While watchOS 26 could still be installed on the Apple Watch Series 6, watchOS 27 doesn't even run on the Apple Watch Ultra. Apple explains the reasons behind this decision, and, unsurprisingly, AI is responsible for the shorter software support period.
Unpatchable 'usbliter8' Exploit Breaks Apple A12 and A13 SecureROM Boot Chain
Paradigm Shift’s usbliter8 exploit targets Apple A12 and A13 SecureROM via USB DFU mode, creating an unpatchable hardware risk.
The MacRumors Show: Hands-On With iOS 27, Brutal watchOS 27 Cuts, and More
On this week's episode of The MacRumors Show, we continue unpacking WWDC 2026 and take a closer look at iOS 27, macOS Golden Gate, and Apple's other new software updates coming this fall. Subscribe to The MacRumors Show YouTube channel for more videos iOS 27 supports the same iPhones as iOS 26, including the iPhone 11 and second-generation iPhone SE, giving the update the widest device compatibility of any iOS release to date.
The 'Toy Story 5' moment that 'shattered' Tom Hanks
Spoiler alert! We're discussing an important plot point in “Toy Story 5” (in theaters now), so beware if you haven’t seen it yet.
Apple Explains Why watchOS 27 Drops Support for So Many Models
Apple today detailed why five Apple Watch models will miss out on watchOS 27 and the new Siri AI features that come with it. The Apple Watch Series 6, 7, 8, SE 2, and the original Apple Watch Ultra will not receive watchOS 27, and will only get basic security updates going forward. With the update, Apple is effectively dropping three years' worth of device support in a single software update, which is unprecedented for the product line.
Catholic mental health leader calls for greater support for clergy and religious
We need “to make sure that we are always aware of the stressors that come up in their lives. While they’re called to ministry, they are human first,” he said.
I quit my job. AI helped me land a new one within a month.
A software engineer shares how he used AI to supercharge his job search and land a role within a month of hunting.
Waymo recalls 3,871 robotaxis over software issue
This is Waymo's second recall this year, following a May recall tied to one of its robotaxis entering a flooded roadway.
The first unpatchable iPhone exploit in six years targets chips still running Apple's latest iOS
Security researchers at Paradigm Shift have published the first iPhone bootROM exploit in years. The process, called usbliter8, targets a hardware-level flaw, which means upgrading to newer...
Unique drill shows Brian Daboll's creative approach with Titans
A video from Titans practice showcased Brian Daboll's creative drill designed to improve the Titans' offensive playmaker's awareness.
The Chinese scientists hoping to use a space solar plant to power the world
The team at Xidian University can zap power 100 metres through the air. But their dream is to send their hardware into orbit.
Sony drops “PC”, adds “AI” to official PlayStation business strategy summary
Sony had made some conspicuous edits and updates to its description of PlayStation’s “business environment and strategy,” in a new annual report filed to the U.S. Securities and Exchange Commission today. These changes are part of a 379-word overview of Sony’s strategy for its Game & Network Services (G&NS) division, which is another name for PlayStation. The chunk about PlayStation strategy is part of a voluminous financial report filed by Sony each June. This year’s is 229 pages long. Differences to any part of the filing—word changes made from year to year, as Sony provides a breakdown of its business for investors—can be illuminating. For example: A line from 2025 about how the PlayStation team “aims to achieve sustainable and profitable business growth” has been changed in the 2026 version to “aims to achieve sustainable business growth.” Notice which word they cut? That’s a pretty clear tell about how Sony expects its profit margins to be squeezed this year, due to rising chip costs for its hardware, among other things. A line from 2025 that stated “Sony plans to continue its efforts to deploy its first-party titles to multiple platforms such as PC” had been cut from the 2026 version. That appears to be Sony’s admission by omission that it has backed off releasing its biggest games on PC. Bloomberg’s Jason Schreier reported in March and again in May that Sony’s big single-player marquee games are no longer planned for time-delayed release on PC.1 A whole new chunk has also been added about how “Sony is utilizing AI to unleash the creativity of studios and further enhance the PlayStation experience.” A full breakdown of the changes made from the 2025 version to the 2026 version is below. I’ve redlined them for you…
Glover, Street Racer Collection getting free Nintendo Switch updates to add PS1 version
As announced by QUByte today, Glover and Street Racer Collection will both be receiving free updates on Nintendo Switch to add their PlayStation versions. The two will have their patches arrive in 2027. Glover on the PlayStation 1 came out after the N64 version. There were quite a few changes on PS1 because the hardware was less powerful. It resulted...
HHS’ Office for Civil Rights Settles Ransomware Investigation with Health Plan
HHS, Office for Civil Rights (OCR) today announced a settlement with Spencer Gifts LLC Flexible Benefits and Welfare Benefit Plans.
Apple's A12 and A13 Chips Facing New Unpatchable Exploit
Security research firm Paradigm Shift today published details of a new BootROM vulnerability affecting Apple's A12 and A13 chips, along with a working proof-of-concept exploit named "usbliter8". The BootROM, or SecureROM, is the first code an iPhone runs when it powers on. Because it is baked directly into the chip at manufacture, any vulnerability found there cannot be fixed with a software update, meaning affected devices will remain vulnerable for the rest of their lives.
Grand Theft Auto VI Preorders to Begin June 25
Take-Two Interactive Software said preorders for its hotly anticipated Grand Theft Auto VI begin June 25 on digital storefronts and at select retailers.
Amazon's next warehouse automation target: deciding where humans work
Amazon is testing software to move warehouse workers more efficiently, aiming to save millions of labor hours a year, internal documents show.
AI Startup Midjourney Pivots to Health With Ultrasound Machine
AI startup Midjourney Inc. announced its first hardware project at an event in San Francisco, outlining an unexpected move into the personal health and medical industries.
California lawmakers to vote on tax increases affecting health insurance and digital software
California lawmakers are set to vote tomorrow on two tax increases, including higher taxes on health plans and a new sales tax on digital software, which are expected to raise billions annually for state programs.
Heavy police presence for reports of armed man in east central Fresno business
An ACE Hardware store in east central Fresno has been evacuated for reports of an armed man.
Penn State Health raises $51,742 during second annual ‘Let’s Get Ahead’ campaign
Penn State Health raised $51,742 through its second annual “Let’s Get Ahead” campaign during Head and Neck Cancer Awareness Month in April.
Delaware Public Health District warns of rabies case
The health department said it is important for residents to take precautions
Rockstar Announces Free PS5 And Xbox Series X/S Upgrade For Grand Theft Auto V
Owners of GTA V on last-gen hardware will be able to play the current versions free of charge.
Local healthcare executive to lead 2026 Kern County Heart and Stroke Walk and county-wide push for CPR readiness
Bakersfield, Calif., June 17, 2026 — According to the American Heart Association, 9 in 10 people who suffer cardiac arrest outside of the hospital die, and more than half don’t receive bystander CPR. CPR — especially if performed immediately — can double...
How Launcher Dover helps build Delaware’s downstate small business ecosystem
By prioritizing collaboration over competition, local leaders are building a more cohesive ecosystem for Kent County’s growing business class.
AI token Hunger Games are coming for software engineers at work
AI token spending soared from companies pushing unlimited use. Now tech workers are competing for compute as companies rethink budgets.
Latvia pilots citizen engagement in research grant evaluations
Latvia has introduced an element of citizen engagement to the evaluation of nationally funded research grants. The aim is to both create more connections between science and society, and to improve the quality of its evaluations. The move comes as research funders across Europe are experimenting with ways to improve evaluation processes in the face of a sharpened focus on science’s impact on society. Evaluators of grant applications submitted to Latvia’s Fundamental and Applied Research Programme (FLPP), the country’s main research funder, will this year have the option of consulting citizen feedback on challenges the public thinks science should focus on to inform their decisions. “In recent years, both public discussions and policy-level debates in Latvia have highlighted the importance of demonstrating how publicly funded research contributes to society, the economy and the resolution of real-world challenges,” said a source at the Latvian Council of Science (LCS), which manages the FLPP. “At the same time, research institutions themselves expressed interest in improving the project evaluation framework while continuing to ensure that funding is awarded to the highest-quality projects,” the source added. The citizen input comes from a survey that was conducted between 25 February and 16 March 2025, to which 1,737 people responded. It gathered information on what the public views as problem areas for Latvia, and the role of science and technology in providing solutions to these problems. A summary of these responses has been included as an annex to the FLPP 2026 call for proposals that evaluators can refer to, purely in an advisory manner, when judging proposals. Results from the survey show that the main problem areas identified by the public were in healthcare and public health, followed by the development of new treatment methods and medicines, and then digital technology, data security and cyber security. At the bottom of the list was research aimed at acquiring new knowledge about the universe, matter and the laws of nature. Further analysis looked at the public view of the possible role of science in solving these problems. The survey charted 4,167 individual responses based on open-ended questions that were derived from the participants’ answers. The analysis again found that medical and health sciences topped the scoring, with 788 responses referring to the field. Humanities and the arts were bottom of the list, with 625. Digging further into the details, the survey suggests citizens are aware of and concerned about a number of research areas. This includes technologies and innovation to improve the environment or reduce pollution, the development of modern military technologies and cybersecurity tools, and the development and application of artificial intelligence, among others. “We hope this initiative will help strengthen public trust in science and create a more meaningful dialogue between researchers and society,” the LCS source said, adding that it offers benefits to researchers, evaluators and to the general public. More space for citizen engagement in evaluationsThere is a gradual but increasing use of citizen engagement in research evaluation processes around Europe, especially in healthcare, but it remains relatively rare, said Henry Sauermann, a professor at the European School of Management and Technology in Berlin and an expert in citizen science.“Given that we are at a point where citizen involvement is extremely limited, there is presumably space for more, but it's not that we should do it just because we want to do it,” he told Science|Business. He said some research lends itself better to having citizen input, and this usually tends to be on the applied end of the science spectrum where the public can offer useful feedback based on their experiences. He added that advising scientists on certain topics to study is also a useful approach, in the way that Latvia is doing. “The public does fund a lot of science, there's a lot of tax money going into this. We of course do want to preserve academic freedom, but it's also not unreasonable to incorporate more feedback or input from citizens where possible,” he said. Related articlesCitizen science: where, when, and how to let the public contribute to researchHow can Europe cope with a flood of AI-assisted research grant proposals?Data Corner: Horizon Europe’s AI, digital and data call success rate is 5.2%There are several ways of involving citizens in science funding. The most minimal way is having a few representatives on a panel, such as members of a patient group or union. The most direct way is crowdsourcing funding for specific projects. There is an increasing number of online platforms that allow the public to chip in to support scientific proposals.Sauermann studied this in a recent paper and found that it can have its uses, but it still is not clear if there are benefits to it. There are various assumptions linked to citizen engagement, for example that it increases public trust in science, or that it provides a representative view of what the public thinks about science. These are not necessarily true, Sauermann found. People who participate in engagement activities tend to already be very trusting of science, and, on the whole, it is generally the well-off and well educated who contribute, giving a narrow view of public opinion. On whether citizen input can help manage the increasing number of proposals that are being submitted due to assistance from AI, Sauermann is more sceptical. “The obvious answer to the flood of AI-written proposals is AI-driven evaluation,” he said, adding that it doesn’t mean citizen engagement shouldn’t be a part of evaluations in a well thought-out manner. Southern Denmark’s successful approachOne successful example of citizen engagement in science evaluations was implemented in southern Denmark. Between 2019 and 2025, citizens in the region were invited to vote to fund one of five pre-selected projects in the field of healthcare. The project, called A Healthier Southern Denmark, was a collaboration between regional authorities, the University of Southern Denmark, and two media partners. Over the seven years, there were 75,000 votes and significant public engagement online and on social media. “It was a bit of a wild project, we’d never done something like that before and we were a bit nervous about what would be said in the media about it. But actually, people were very positive,” said Anne Kathrine Overgaard, one of the main organisers of the project from the University of Southern Denmark. The university and its researchers have learned a lot from the experience, particularly about engaging with society and shaping their research to match real-world needs. This is important with Europe’s increasing focus on competitiveness and bringing innovations to market faster, Overgaard said. She hopes to see more citizen engagement in evaluation processes and in science more broadly. “For many years, citizen engagement has been a bit of an add-on to proposals, just to check a box. But I think things are changing,” she said. It’s less about citizens just gathering data and more “about the dialogue between the public and the scientists,” she said. The initiative ended last year as the team wanted to regroup to find fresh momentum. The development of AI and AI-written proposals has made Overgaard reflect on how the project could be reworked to help evaluators. She hopes to bring it back in the future. “It could be a good idea to try this initiative again in a slightly re-worked format,” she said.
Merchants of Doubt and the attacks on Extreme Event Attribution science
Last week, I attended a meeting at Columbia University on attribution science and climate law, hosted by the Sabin Center. It was a fantastic event, bringing together scientists and legal experts working at the intersection of extreme event attribution and climate law. Subscribe For those unfamiliar with it, extreme event attribution attempts to quantify the contribution of climate change to an extreme event. For example, several groups analyzed the impact of climate change on Hurricane Harvey’s enormous rainfall totals over Houston, Texas and they found that climate change increased rainfall by 15 to 38%. One thing that came up again and again was how terrified fossil-fuel interests are of extreme event attribution science. They are acutely aware that this research could land them in court. And losing those cases would leave them legally liable for billions of dollars in climate damages. Because the legal stakes are so high, the blowback has turned ugly. I spoke with several scientists at the meeting who are facing ongoing harassment over their work. This blowback is a coordinated campaign to make the entire field look suspect. The goal is to create the impression that attribution science is too uncertain, too political, or too conflicted to be useful in court or in public policy. The strategy is not based on actual science or evidence of misconduct, but on the generation of doubt. The new Merchants of Doubt We’ve seen this before. In fact, not that long ago: We only have to go back a year to the Department of Energy (DOE) Climate Working Group (CWG) report to see an example of using doubt as the tool to push back against well-established science. This strategy is laid out in an email from a member of the CWG, Dr. Roy Spencer, that was released during litigation over the Climate Working Group process. The key quote is: About all I can hope is that what we write will provide sufficient “reasonable scientific doubt” regarding the science claims in the 2009 TSD [technical support document], based upon almost 2 decades of new science, to call into question the original reasoning for the EPA Administrator’s decision that CO2 presents a threat to human health and welfare. This statement is strong evidence that at least some members of the committee were working to support a particular policy outcome: revoking the Endangerment Finding. The email also explains how they planned to do it: by attempting to generate “reasonable doubt”. This is going to be hard, Spencer implies. Despite falsely claiming that “2 decades of new science” weakens the case, Spencer explicitly acknowledges that the actual peer-reviewed science of climate change overwhelmingly rejects his position: But if the science argument is decided upon by a vote, or by the number of published citations, we lose the science argument. We can go back even further: This CWG email shares unmistakable DNA with the infamous 1969 tobacco memo that declared: “Doubt is our product, since it is the best means of competing with the ‘body of fact’ that exists in the mind of the general public. It is also the means of establishing a controversy.” The tobacco memo also acknowledges the limit of this strategy: Like the CWG, they knew the science was not on their side. Share The new new Merchants of Doubt The people attacking the IPCC chapter on extreme event attribution are the newest iteration of the Merchants of Doubt. Their goal, like all Merchants before them, is to introduce doubt into the process. Because the report is not even out yet, they cannot attack its conclusions. So they are attacking the authors instead. Here is a press release from the House Science, Space, and Technology Committee: In the letter, the Chairmen express concerns about potential conflicts of interest involving members of the Attribution Committee, stating that “publicly available information suggests a troubling pattern” in which committee members are affiliated with nonprofits that support climate accountability lawsuits, “raising the appearance of impropriety and member bias.” To be clear, this is just innuendo. There is no actual evidence of bias. And given the robust process that these reports go through, including multiple lines of peer review, it seems very unlikely that significant bias can survive into the report. When the report comes out, critics will have the opportunity to make legitimate criticisms of the report — if any exist. If none do, however, they’ll still make criticisms, but they’ll be bogus, simply designed to generate doubt. We’ll see. A note to the press: Fix your frame To any journalists reading this: The public debate over extreme event attribution science is not going away. The science is simply too dangerous to fossil-fuel interests for them to stop fighting it. You very well might be assigned to write an article about this area of research in the future. When you do, do not automatically adopt the framing that climate misinformers want you to use. They want you to frame the story around questions like: Are climate scientists trying to put their thumb on the scale to achieve a predetermined, politically motivated result? Are climate scientists improperly letting their politics invade the science of the IPCC? That frame is a trap. Instead, you need to view this through the historical lens of the Merchants of Doubt. How does the ecosystem of doubt operate? Who funds it? What methods do they use to misrepresent science and slime researchers? What scientific results are they trying to keep people from understanding are legitimate? Ultimately, you instead need to focus your article on the generation of doubt as a way to maintain the fossil fuel industry’s social and legal license to keep burning oil, gas, and coal. If you treat the misinformers’ frame as a legitimate, good-faith scientific critique, you are helping them produce doubt. Don’t do it. Don’t be a Merchant of Doubt. Thanks for reading The Climate Brink! Subscribe for free to receive new posts and support our work. Subscribe other stuff The Staying Curious Substack has an interesting post about the different flavors of climate sensitivity. This is crucial information if you want to understand how scientists think about how much warming the Earth will experience. I’d be grateful if you could hit the like button ❤️ below! It helps more people discover these ideas and lets me know what’s connecting with readers.
Apple Stock Rises on AI AirPods and Foldable iPhone Report
Apple Advances AI Hardware Push as New AirPods Details Emerge
AI and brain-computer interface allow speechless ALS patient to work a full-time job
The hardware isn't new, but a UC Davis research team's machine learning-powered method of translating brain activity in an ALS patient into sentences with 92% accuracy is
Steam Workshop abused to spread malware via Wallpaper Engine app
Threat actors are abusing Steam Workshop, Valve's community hub for downloading game-related content, to push various malware hidden in wallpaper packages.
Apple just released new AirPods Pro 3 firmware, more
Apple has just released new firmware for users of AirPods Pro 3, AirPods Pro 2, and more. Here’s how you can install the latest update.
Qualcomm wants to be the chip inside whatever replaces your smartphone, and it just announced two products toward that end
Qualcomm's CEO said today that the company is working on over 40 new AI hardware designs
Apple Releases New Firmware for AirPods Pro 2, AirPods Pro 3 and Beats Studio Buds
Apple today released new firmware for the AirPods Pro 3 and AirPods Pro 2. The firmware has a version number of 8B41, up from 8B40 for the AirPods Pro 3 and 8B40 for the AirPods Pro 2. There is no word on what's included in the new firmware, but Apple has a support document with limited notes. Most updates are limited to bug fixes and performance improvements. To get the updated firmware, make sure your AirPods Pro are in range of your iPhone, iPad, or Mac and are connected via Bluetooth.
5 New Apple Music Features Coming In iOS 27
iOS 27 isn't bringing any major changes to Apple Music, but as with the rest of the software, there are some improvements coming to make it feel snappier.
Analyst says Xbox CEO Asha Sharma’s Next 100 Days will be about “the job she was Actually Hired to do,” with Mass Layoffs Looming
Xbox chief executive officer Asha Sharma went from being the new face of Team Green, leading the platform into a new era, to being no different from the last in the eyes of players in the blink of an eye. After making Game Pass cheaper, re-centering console hardware and bringing exclusives back, Xbox fans praised her quick action and transparency. Now, however, with multiple studios reportedly being closed and more mass layoffs looming, she and her regime are no different from Spencer's. Industry veteran and analyst Joost van Dreunen calls it "the job she was actually hired to do." Van […]
Plaud says its software business topped $100M in ARR after shipping over 2M AI notetakers
Plaud is trying to make a mark in a crowded market full of AI-powered meeting notetakers.
Fowling Warehouse to close Hamtramck venue this month
Located on the Hamtramck-Detroit border, the 34,000-square-foot Fowling Warehouse opened in 2014.
Important Steps You Can Take to Protect Brain Health as You Age
June is Alzheimer’s and Brain Awareness Month so Dr. Richard Isaacson joins TODAY to share important steps you can take to protect your brain as you age. Tips include putting a focus on learning, taking care of your teeth and more.
NASA’s Quantum Lab Aboard Space Station Gets Chilly Upgrade
Upgraded hardware will allow the Cold Atom Lab to set new records in quantum physics and help develop new technologies.
Healthcare AI vendor suffers data breach, exposing patient records to hackers
Tennessee-based Xsolis said the incident occurred in January, and the sensitive data was from its clients. The company provides AI-powered case management software to hospitals and health insurers.
Josh Bell and the Sweet Science of Punishing Mistakes
Josh Bell has been on time and on the barrel from the right side lately. That makes him dangerous—especially if you're not aware of just how ready he is to destroy a mistake.
Live Nation Entertainment Stock Surges 10%, With A 5-Day Winning Spree
Live Nation Entertainment (LYV) - a live music events promoter and ticketing software provider. - hit a 5-day winning streak, with cumulative gains over this period amounting to 10%. The company's market cap has surged by about $3.8 Bil over the last 5 days and currently stands at $41 Bil.
UNM Professor Champions Community Voices in Health Research
The special April 2026 themed issue of the Journal of Clinical and Translational Science explores a defining question in modern health research: “How do academic health centers build trust, break down barriers and advance research shaped by the...
Atom Computing and Phasecraft Partner on Material Science Algorithms
Neutral-atom quantum hardware developer Atom Computing and quantum software specialist Phasecraft have signed a Memorandum of Understanding to collaborate on application-focused algorithms. The partnership aims to adapt Phasecraft’s hardware-optimized software to
Microsoft weighs an Xbox spinoff. Would it revive the business or put it at risk?
With hardware sales falling and costs rising, a comeback would be anything but guaranteed.
Juneteenth event to highlight mental health resources, history in Upper Burrell
Mental health struggles for Black Americans often go overlooked, according to the Rev. Vincent Ponder of Community Baptist Church in the Lincoln Beach section of Upper Burrell. It’s why he wants to bring more resources, awareness and education to his community. Community Revitalization Mission of Service, a Lincoln Beach-based nonprofit,
NASA Spaceline Current Awareness List #1,204 12 June 2026 (Space Life Science Research Results)
NASA Spaceline Current Awareness List
The Crossword, June 15: I Need Some Space
Aren’t you happy to see our Monday crossword? This week’s puzzle was constructed by Patrick Maher, and edited by Hoang-Kim Vu. Patrick is a software engineer and sporadic crossword constructor who lives in Manhattan. His hobbies include having two young children and doing whatever they want. He still plans on watching the Jets this year for some reason.…
From Managing Processes to Driving Outcomes: Oracle’s Latest AI Push Aims to Rewire Business
With a new class of enterprise applications that execute end-to-end processes, Oracle is showing how enterprise software has evolved from tracking work to driving outcomes.
Prosper Kpotufe: Pursuing computer science while building community
Prosper Kpotufe keeps going. The doctoral student is an Orr Fellow and software engineer at The MJ Companies, with experience at Johnson & Johnson, PPG, Fastenal Company, American Chemical Society and…
‘Difficult decision’: 21 closings in Pa. include restaurants, warehouses, and more
The closings are in 11 Pennsylvania counties.
Mind, Body, Soul: Self-Care Is Health care Community Health Day
Ethan Temple Seventh-day Adventist Church invites residents throughout the Miami Valley and surrounding communities to attend its “Mind, Body, Soul: Self-Care Is Healthcare: Community Health Day” on Saturday, July 25, 2026, at Ethan Temple SDA Church, 4000 Shiloh Springs Road, Clayton, Ohio 45315.The free community event is designed to promote holistic wellness by addressing physical, mental, emotional, and spiritual health while connecting individuals and families with valuable healthcare and community resources.The day opens with Morning Worship at 11:00 a.m., featuring guest speaker Alberta Scruggs, a licensed registered dietitian and nutritionist, who will share practical guidance on nutrition, self-care, and healthy living. Following the service, attendees will enjoy refreshments and a light lunch before taking part in the afternoon's health screenings, community resource fair, and wellness-focused activities.From 2:00 p.m. to 5:00 p.m., attendees will have access to free health screenings provided through a partnership with Premier Health, along with information and resources from local health and human service organizations.A Community Health Fair from 2:00 p.m. to 3:30 p.m. will feature representatives from several organizations such as Black Women’s Health Initiative, CareSource, and many more.Recognizing the growing importance of emotional wellness, the event will also feature a Mental Health Panel Discussion from 3:30 p.m. to 5:30 p.m. led by respected professionals in behavioral health and counseling. The panel will provide an opportunity for open conversation, education, and community engagement around mental health awareness, treatment, and support.In addition to health services and educational opportunities, attendees will receive complimentary lunch bags while supplies last, and school supplies will be distributed to students and families while supplies last.The Community Health Day is open to the public and free of charge. No registration is required.
Business roundup: Garden center closes, cookware shop opens and Ore House timeline uncertain
In this week’s business roundup: Botanical Concepts Garden Center in northeast Durango decided to call it quits this spring, a new cookware shop is set to open on Main Avenue, and a timeline for the r...
Safety or surveillance: Tracking of young adults
Half of parents report tracking their young adult child’s location at least occasionally. Nearly all parents who track their young adult child’s location say their child is aware of the tracking. 1 in 4 parents who track their young adult child’s location say it sometimes makes them more anxious than reassured. Only half of parents say they gave their young adult child the option to opt out of location tracking.
Health concerns linger as debris remains in Tracy neighborhoods after warehouse fire
County officials say environmental testing is underway as residents continue finding debris and wait for answers about potential health impacts.
UK hypermobility sufferers wait up to 21 years for diagnosis, study suggests
Awareness of disorders such as hypermobile Ehlers-Danlos syndrome is low among British healthcare professionals
Costco Wholesale Corporation (COST) Shows How Digitally Enabled Sales Are Outrunning Its Core Business
Costco Wholesale Corporation (NASDAQ:COST) is one of the best e-commerce stocks to buy as global sales hit records. The company is best known for its warehouse-club model, but its online and digitally enabled sales continue to grow at a faster pace than the broader business. On June 3, Costco reported net sales of $24.01 billion […]
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Linux Kernel 7.1 Officially Released, Here's What’s New
Linux kernel 7.1 is now available for download with new features, enhanced hardware support through new and updated drivers, and more.
iPhone Fold, touchscreen MacBook evidence mounts in iOS 27, macOS 27
As is often the case, Apple has leaked its own hardware. Here are the signs that the folding iPhone and MacBook Pro with touchscreen are coming, and where they are.
Apple still has three unannounced iOS 27 features in the pipeline: report
Apple wrapped up its WWDC 2026 keynote this week, outlining all of its major new software features for the coming...
Santa Monica Floral Studio Hosts Sound + Flower Wellness Event
Viola Floral in Santa Monica hosted a wellness event combining live flower arranging with crystal sound bowl healing for Mental Health Awareness Month on May 20.
Good News: NBA player connects with family of 2 young brothers facing health battles
Los Angeles Lakers guard Marcus Smart shared a moment of connection on the court with two young brothers, Kenji and Kobe, after their family was surprised with a trip to a game earlier this season. NBC News' José Díaz-Balart has more on the special moment and what Marcus is doing to raise awareness for the need for more blood stem cell donors.
After Twenty Years, the Miami Center for Mental Health and Recovery Is Finally Within Reach
For more than two years, I have sponsored and championed one of the most important public health efforts of my time in office: opening the Miami Center for Mental Health and Recovery at 2200 NW 7th Avenue, a place that will treat people living with serious mental illness instead of warehousing them in our jail.
After Twenty Years, the Miami Center for Mental Health and Recovery Is Finally Within Reach
For more than two years, I have sponsored and championed one of the most important public health efforts of my time in office: opening the Miami Center for Mental Health and Recovery at 2200 NW 7th Avenue, a place that will treat people living with serious mental illness instead of warehousing them in our jail.
Have One of These 16 Apple Devices? Software Support Ends This Fall
Apple will end software support for 16 devices this fall across four product lines, with the Apple Watch seeing the most sweeping cull in the product's history. The full extent of this year's software drops became clear with the announcements of macOS 27 Golden Gate, iPadOS 27, tvOS 27, and watchOS 27 at WWDC this week.
8 captivating photos of Delaware Bay’s annual horseshoe crab spawn
The ancient relationship between the ancient arthropods and shorebirds drives a 9,000-mile journey.
Delaware program aims to expand maternal care access in rural communities
A new initiative in southern Delaware aims to reduce maternal health disparities by bringing prenatal and postpartum support directly to women.
Tracy residents worry about health risks after warehouse fire
Residents in Tracy are concerned about lingering smoke and toxic chemicals in the air following the Medline warehouse fire
Tracy Medline Warehouse Fire: Here are the public safety, health and employment impacts
A massive fire that destroyed a medical distribution facility in Tracy has left about 1,000 employees out of work and raised concerns about the supply of critical medical goods, as officials and companies work to limit ongoing impacts.
Delaware Senate passes key healthcare bills designed to combat rising costs
Three Senate bills, aimed at addressing rising healthcare costs in the state, were passed June 11.
Safeguarding the Beautiful Game: DisasterAWARE Powers World Cup Health Security
With more than 6.5 million fans from over 100 countries converging on cities across the United States, Mexico, and Canada for the 2026 FIFA World Cup, the public health stakes are significant. The team is leveraging DisasterAWARE for timely, integrated situational awareness...
PTSD Awareness Month highlights connection between mental health and veteran homelessness
Could a business court help Wyoming be the new Delaware?
Companies have long registered in Delaware because of its favorable business environment. But Wyoming’s low tax rates, cryptocurrency industry and chancery court could be making them change course.
NMSU College of Business connects students with career pathways through ACAP
New Mexico State University’s College of Business will welcome local high school students and incoming college freshmen to campus June 22-26 for the return of the Accounting Career Awareness...
Elden Ring Director Insists FromSoftware Is Free to Make the Games It Wants To, Teases 'Unannounced Titles'
Dark Souls and Elden Ring creator Hidetaka Miyazaki recently commented on the shareholder pressure that is putting FromSoftware parent company Kadokawa in the news lately. Reassuring fans, he insisted that Fromsoftware can still “freely make the kind of games we want to make without excessive interference."
AMD Stiffs Researcher $10,000 Bug Bounty After Critical Security Flaw, Takes 124 Days to Fix
AMD's auto-updater downloaded software over insecure HTTP, letting attackers inject malware during updates before a 124-day delayed fix.
FromSoftware Shareholders Push for More Sequels, But President Wants to Create "Valuable Games"
FromSoftware president is standing by his approach, despite pressure from shareholders for more sequels to the studio’s most popular games.
'Toxic gases, carcinogens': Tracy medical warehouse fire raises air quality concerns as smoke billows
San Joaquin County officials are warning residents about potential health risks as thick black smoke from the Tracy medical warehouse fire continues to billow on Friday. County public health officials said respiratory irritants, toxic gases, carcinogens, and "at least one neurotoxin" are present in the smoke and could impact nearby communities downwind.
Siri AI is coming to newer Apple devices only, here’s the full list
Here’s the full list of Siri AI-compatible hardware across iPhone, iPad, Mac, Apple Watch, and Apple Vision Pro.
This Scottish soccer fan walked more than 3,500 miles to Boston for men's mental health charity
A Scottish man has been walking from Los Angeles to Boston since February to help raise awareness of men's mental health — and make it in time to watch Scotland's World Cup match against Haiti.
Awardee's early awareness shaped her sustained commitment to improving community health
By Felicia Fuller Dr. Tiffany Powell-Wiley&rsquo.
Austin’s young professionals community is red hot for heart health
AUSTIN, June 12, 2026 —Cardiovascular disease and stroke can affect anybody, of any age – and the young professionals community in Austin is turning up the heat to make sure everyone is prepared to save a life. The American Heart Association’s Young...
OHSU selects chief executive officer of OHSU Health system
Announcement from OHSU President Shereef Elnahal, M.D., M.B.A.
watchOS 27 Improves Apple Watch Performance in Seven Ways
Apple's software updates previewed during WWDC 2026 this week have followed a distinct pattern: introduce a handful of key new features, while maintaining a focus on refining the underlying platform architecture. watchOS 27 is no different in this respect, with the majority of changes being performance improvements under the hood.
Arch Linux's AUR Sees More Than 400 Packages Compromised With Malware
The Arch Linux User Repository 'AUR' was hit by a large-scale malware campaign this week with more than 400 of these user-supplied packages being compromised.
Elden Ring, Bloodborne Developer FromSoftware Rejects Investors Demand For Safer Sequels, As They Will Continue To Deliver Valuable Games
Elden Ring director Hidetaka Miyazaki is pushing back against investor demands for "safe" sequels to protect the studio's creative freedom.
Men encouraged to stay on top of screenings, preventive care
June is Men's Health Month, which aims to raise awareness about preventive care and common health screenings for men.
Salesforce's AI Business Is Growing More Than 200%, but the Stock Is Near a 52-Week Low. Something Has to Give.
Investors seem convinced artificial intelligence will disrupt the software giant. Its most recent results tell a different story.
Apple iOS 27 Release Date: When You Can Download The New iPhone Software
The next iPhone software has just been officially unveiled and the first developer beta is out. Here’s when you can download it.
Apple's Craig Federighi: Siri Won't Be Your AI Girlfriend
Apple software engineering chief Craig Federighi and marketing chief Greg Joswiak sat down for an interview with Mostly Human after during WWDC, discussing the iOS 27 Siri changes, Apple's take on AI, new child safety protections, and more. Apple set out to deliver an AI utility, not an AI companion. When asked whether users could create an AI boyfriend or girlfriend with the new Siri, Federighi said absolutely not.
Anthropic Blindsides Its Business Partners
Weeks before Anthropic in April revealed Claude Design, an AI tool for creating designs and software application prototypes, it asked firms including Figma and Canva to be “partners” of the launch announcement showcasing the tool’s capabilities. These two design firms, longtime Anthropic ...