SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " designer " 227 found 🔀 AI-powered Shuffle
Gears of War Designer Cliff Bleszinski Reveals Struggle With Alcoholism, Discusses the Failure of LawBreakers and Potential Return to Video Game Development
Video game developer Cliff Bleszinski has revealed his struggle with alcoholism and how it affected not just his work on Gears of War but contributed to the failure of hero shooter LawBreakers and his studio, Boss Key Productions.
‘I was a functioning alcoholic’: Cliff Bleszinski opens up about addiction, recovery, and his hope to return to games
The Gears of War designer says his drinking led to a seizure and he’s now focused on his health…
Science can serve dark as well as light
I’m not sure how many of you are watching “Star City,” Apple TV’s spin-off of its “For All Mankind” program (2019-present), but it’s one of the better sci-fi series I’ve seen in a while, with an impressively dark political message. (Some light spoilers below.) For the uninitiated, “For All Mankind” presented a slightly tweaked history of the U.S. space program in which it was the USSR that landed on the Moon first in 1969, and shortly thereafter put a woman cosmonaut on the lunar surface. This sparks an ongoing space race that, in the original series, yields a lot of benefits for humanity. President Nixon’s insistence on a female astronaut corps to compete with the Soviets boosts the feminist movement of the 1970s and the ERA passes. New fuels generated for the space program create clean and cheap energy around Earth. There are also some darker changes — the USSR is thriving well into the 2000s, there are terrorist counter-technology movements around the globe, laborers on Mars work in nightmarish conditions and organize strikes and riots, etc. the @smotus report is a reader-supported publication. To support this work, please become a paid subscriber. Subscribe That show offers glimpses into the subtle ways this Earth is different. Teddy Kennedy never went to Chappaquidick because he was racing back to Washington to deal with the space program crisis; he gets elected President in 1972. John Lennon survives his early 1980s shooting but Pope John Paul II does not. The Apple Newton succeeded. Pretty much the whole of season 4 is a setup for an Al Gore joke. Again, mostly, the vision that “For All Mankind” presents is a positive one, with technology advancing many human interests. “Star City” goes in a very different direction. This spin-off show is about the same set of events but from the Soviet perspective. As we meet them, the team of scientists and cosmonauts responsible for the lunar landing are still basking in their hero status, but their program is embedded deep in the Soviet security state of the late 1960s. Everyone’s apartment is bugged. Whole teams of clerical staff spend their days transcribing recordings of people’s lives. People in the program, including respected cosmonauts, are regularly arrested. An incredibly menacing Colonel Lyudmilla Raskova (Anna Maxwell Martin) forces confessions and tortures and kills, expressing little more than annoyance in the process. Meanwhile, the space program’s highly respected Chief Designer (Rhys Ifans) has a vision for the program that he knows the government will not approve. He insists that they need to think past the Moon to focus on colonizing the solar system, starting with Venus. (This is a rough parallel to the Americans’ pivot to Mars in the original show.) He essentially builds a secret space program within the space program, calculating that the government will embrace the mission after it has succeeded. (As an aside, I’m not sure why the Venus obsession, as a successful mission can’t produce the biggest public relations payoff: a cosmonaut standing on the surface holding the Soviet flag. Anyone standing on Venus would be immediately crushed by the 92-bar atmosphere and then cremated in the 900°F temperatures. But in a country with no free press perhaps the visual payoff was less valued.) But the overall vision is that the technological advances have only amplified the most fearsome aspects of the Soviet system. The state is paranoid (but not incorrect) about American spies and does monstrous things to protect its secrets. People are terrified to trust each other. Classic banality-of-evil figures order people to harm those they care about; those people comply rather than get shot. Others are forced into criminal behavior to protect loved ones. We’re reminded all the time these days of what happens when a government despises science. It manifests in the defunding of schools, the elevation of fossil fuels as the rest of the world pivots to solar, outbreaks of measles and diarrhea, etc. But “Star City” offers a vision of a bad government that likes science. It’s not encouraging. It’s not yet clear if there will be a season two of this show. But I strongly recommend season one. It’s both thoughtful and gripping. Share
"The Gears of War trilogy was largely developed hungover by me" - Cliff Bleszinski reckons with a difficult past while plotting a return to games and a brighter future
Cliff Bleszkinski, the designer instrumental in the creation of Gears of War - the face of the series for three games -…
How Sports Jerseys and Style Won Over Fashion
From soccer to football, team sports and designer collections continue to turn athletic style into a global fashion statement.
UChicago scientists create interactive screens that can appear on demand
Designers hope ‘BloomBeacon’ approach could reduce screen clutter
ZeniMax Designer Morgan Goin Says Elder Scrolls Online Can’t Match Its Content Pace After Xbox Layoffs Gutted the Studio
ZeniMax designer Morgan Goin says The Elder Scrolls Online can't keep up its usual content pace after the Xbox layoffs gutted the studio.
Mamdani announces new tech crews to make city services easier
Crews will be made of software engineers, product managers, designers, researchers and data experts.
Cheap tips to make home look expensive, from interior designer
As an interior designer, I know some budget-friendly ways to make a home look more expensive, from incorporating crown molding to utilizing mirrors.
Marina Moscone Presses Pause on Her Business
In an exclusive interview, sisters and cofounders Marina and Francesca Moscone, weigh in on their decision to suspend operations—for now. “This has definitely been a heavy, heartfelt decision, a very emotional one for us,” the designer said. “We knew entering this industry and this business of our own, fashion is turbulent and joyful all the time.”
Things I do not buy at HomeGoods as an interior designer
As an interior designer, there are things I never get at HomeGoods, such as large mirrors, candles, and couches, even though I love the chain.
Superyacht designers reveal biggest trends among billionaire owners
Vripack's Marnix Hoekstra and Bart Bouwhuis design luxury superyachts for billionaires. Popular asks include high-end offices and gyms.
Creator Says Fans Worried By Danganronpa 2x2's Surprise Delay Can Just Play GTA 6 While They Wait
The designers revealed fresh details at Anime Expo 2026
iOS 27 Beta Hints at New Apple Product Such as 'AirPods Ultra'
The second iOS 27 developer beta seemingly hints at a new Apple product, according to code uncovered by app designer and developer Sam Henri Gold. The code mentions a product codenamed B790 that can relay "two images from cameras on either side of user's head". Gold speculated that the code could be referring to Apple's rumored smart glasses, but another possibility is AirPods with cameras, which are reportedly further along in development. AirPods Pro 3 were codenamed B788.
Top ‘Suicide Squad’ Developers Say the Flop Made Them Not Want to Make Games Anymore
The director and top designer of Rocksteady’s failed game open up about their experiences
Why Norma Kamali Swapped Fashion Shows for Team Fitness
The New York-based designer says free exercise classes are an investment in her team’s mental health and her brand’s resilience.
How an interior designer started an eco-friendly product side hustle
An interior designer launched an eco-friendly online marketplace for household products to expand his creativity and make more money.
Luxury realtors are spending thousands on Botox, skincare, and clothes for work
Luxury real-estate agents are spending thousands on skincare, Botox, and designer clothes to project the aspirational lifestyle their clients want.
Apple Acquires Award-Winning App 'Play'
In February, Apple notified the European Commission that it would be acquiring certain assets from and have the right to hire certain employees from Rabbit 3 Times, the company behind the award-winning app design tool Play. The notification was published on the European Commission's website this week, following a four-month waiting period. Play was a Mac and iPhone app that allowed designers to prototype iPhone app interfaces using Apple's SwiftUI frameworks, and then send them to Xcode.
I overcame my fear of learning about AI and landed a Big Tech AI job
A product designer share how embracing her inner "mad scientist" and experimenting with AI helped her land a job at Adobe, with no formal background in machine learning.
I overcame my fear of learning about AI and landed a Big Tech AI job
A product designer share how embracing her inner "mad scientist" and experimenting with AI helped her land a job at Adobe, with no formal background in machine learning.
Take an 8-Minute Gameplay Tour of the Remade Havana in Assassin's Creed Black Flag Resynced
Join Assassin's Creed Black Flag Resynced lead level designer Jean Strachen as she takes you on an eight-minute gameplay tour of Havana. See what it looks like now in the gorgeous new remake that will be released for PC, PS5, and Xbox Series X|S on July 9.
Figma CEO says creative people shouldn't worry about AI
Figma CEO Dylan Field encouraged designers to push creative boundaries beyond AI's "average" design capabilities.
Exclusive: Rama Duwaji Sports Cult NYC Label at New York Knicks Championship Parade
"I could not be more proud of our city and everyone representing it right now," said designer Miss Claire Sullivan, who made the upcycled dress entirely from bootleg Knicks merch.
Old Alpina is back: the Bovensiepen 05 GT is a 789bhp modified M5 Touring
And it’s been sculpted by McLaren P1 designer Frank Stephenson
Product designer vibe-coded a layoff support tool after losing job
A senior product designer vibe-coded a website to help people figure out what to do after getting a pink slip.
Ex-BMW Designer Makes The M5 Touring Look More Elegant
The Frank Stephenson-styled super wagon is far more expensive than the regular car.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
A new small theater is coming to Seattle. Its owner has big plans
A local scenic and sound designer has plans to open a black-box theater space that can seat between 100-150 near the Fremont-Wallingford border.
Star Fox designer "choked up" by graphics in new Nintendo Switch 2 remake
Ever since it was announced, Star Fox has been drawing plenty of attention thanks to its unusually realistic visuals – a style not often associated with Nintendo titles. The impressive presentation has already left many fans eager to see more of the game ahead of its June 25 launch on Nintendo Switch 2. As of this week, players have been...
Fable: How We Built the Living Population
Fable’s Living Population is made up of over 1,000 hand-crafted NPCs, each with their own life and personality. In this feature - written by the Lead Game Designer- find out how it was made, how it works, and more.
Xenoblade Genesis reveals director, composers, character designers
Nintendo didn’t have a whole lot to say about Xenoblade Genesis following the Direct reveal, but we now have information about its director, composers, and character designers. First up, Tetsuya Takashi is acting as general director. That shouldn’t come as a big surprise given his involvement with the franchise and Monolith Soft as a whole. Yoko Shimomura is the main...
Kendall shopping, Whole Foods opening, Miami swimwear. See top business stories
Here’s what to know.
ACT Entertainment’s DisplayStations support CMU School of Drama
Pittsburgh-based Carnegie Mellon University’s School of Drama utilised several MA Lighting grandMA3 consoles for lighting control and DisplayStations for designer stations on its latest production, Stephen Sondheim’s iconic musical Company, staged in the Philip Chosky Theater. The CMU School of Drama produces a dozen or more shows annually, at least one of them a musical,
grandMA3 And ACT Entertainment’s DisplayStations Support CMU School Of Drama’s Production Of “Company”
Pittsburgh-based Carnegie Mellon University’s School of Drama utilized several grandMA3 consoles for lighting control and DisplayStations for designer stations on its latest production, Stephen Son | Pittsburgh-based Carnegie Mellon University’s School of Drama utilized several grandMA3 consoles for lighting control and DisplayStations for “Company.”
Sam Altman is backing a startup that's building software for robots and cars
A former Tesla designer's startup has won investment from Sam Altman and other top investors as money floods into physical AI.
Baldur's Gate 2 remake reportedly in the works at Wizards of the Coast, with the first game "likely" getting the same treatment too
A rumour regarding Baldur's Gate's future says BG2 is being remade, maybe alongside the original, and co-lead designer Kevin Martens is involved.
Rumor: Baldur’s Gate II remake in development
A remake of Baldur’s Gate II is currently in development under Wizards of the Coast, with co-lead designer Kevin Martens returning for the project, according to a PC Gamer report.
Fil-Am designer R’Bonney Gabriel joins ‘Project Runway’ season 22
Filipina American fashion designer and Miss Universe 2022 R’Bonney Gabriel, also known professionally as R’Bonney Nola, is among the 22 designers competing in “Project Runway” season 22. - Photos from R’Bonney Gabriel’s social media account The Miss Universe 2022 titleholder will compete in the fashion design series’ largest contestant lineup. Filipino American fashion designer and Miss Universe 2022 R’Bonney…
Pope Leo XIV's Fashion Designer Celebrates 25 Years in Business
The Italian creative also has an artisanal perfume company and performs as an organist.
Job seeker explains two scams he encountered when searching
A graphic designer who used to design cybersecurity content for a bank said he was almost duped by two recruitment scams while job-hunting.
RaiseFashion Designers on Balancing Scale with Creative Integrity
BoF speaks with six designers from RaiseFashion’s 2026 Masterclass — Daveed Baptiste, Greg Jackson, Haoran Li, Hiywet Mimi Girma, Mark Grattan and Olivia Cheng — on the pressure to scale prematurely. Plus, how access to the right mentorship, networks and expertise helps build businesses that last.
Adrian Newey’s Health Flagged As Crucial Factor in Aston Martin’s Recovery by Franz Tost
Aston Martin’s heavily hyped 2026 Formula One campaign has turned into an absolute nightmare. Despite securing the services of legendary designer Adrian Newey and reigning engine champions Honda, the Silverstone squad is currently languishing at the very bottom of the…
31 hours with the spit-shined Mina the Hollower (and 34 with the four games that came before it)
To truly appreciate Mina The Hollower, an extraordinary new throwback of a game, I sent myself to Yacht Club University. That’s not a real institution of higher learning, but it’s the best way I can explain much of the past several weeks as I prepared to play Mina by playing the four biggest game previously made by studio Yacht Club Games. I had expected Mina the Hollower, in development for six years for PC and consoles, to potentially be something special. A demo I tried in March had felt great. Mina the Hollower had an old-school premise: a singular move for its hero that felt so good to control and so rich with possibilities that, in the hands of skilled designers, it could be riffed on in various ways for the length of a full game. Mina’s core maneuver, her hollowing, made her sort of an upside down Super Mario. Nintendo’s hero jumps through the air, discovering power-ups at the apex of his jump by bonking overhead blocks, then defeating enemies by landing on them. Mina essentially jumps into the ground, digging (“hollowing”) into the earth to fetch buried treasure, then burrows for a short distance to emerge on the other side of a wall that hides treasure or an enemy that needs some battering. I wanted to understand how good Yacht Club was at making games. I wanted to see how far they’d come. If Mina was terrific—as I predicted it might be—I wanted to feel how they got there, one button press at a time. On May 6, 21 days before the writing of this review, I checked with Yacht Club Games co-founder and programmer David D’Angelo, to ask which of the studio’s games I should play to truly appreciate the new one’s design. “Hmmm all of them?” he wrote back. “Starting with Shovel Knight definitely is helpful,” he continued, referring to Yacht Club’s first game. He gave me a link to a spreadsheet of over 400 cheat codes that could help me out, if I found the game too tough.1 “Most folks say Specter of Torment is the least difficult and quickest to finish in terms of playtime, and [it] refines much of Shovel Knight,” he told me. “King of Cards is a big celebration of everything we did in [the Shovel Knight compilation] Treasure Trove— might work for you better if you’re a fan of shorter, Mario-style courses. And it’s probably the closest to Mina in terms of polish.” So that was that. Four games, none of which were required. Mina is a whole new game in a whole new world, best I can tell. I’d barely played that first Shovel Knight before and never the other three. I just thought it’d help. It did. It turns out that playing a game studios major works before their latest is very illuminating.
Proposal to license interior designers underscores California’s hostile business climate
AB 1796 will set up a wasteful, expensive regulatory scheme and put most of California’s 2,000 certified interior designers out of work.
La Union uses Business Community Ownership Fund to build community with their commercial space
As interior designers, Sonia-Lynn Abenojar and Sergio Max Legon-Talmoni know what it takes to turn an idea into a reality. “Our role as designers is taking the big idea from the client, any inspiration they have from aesthetics to function, and putting them into drawing form so the City can review and approve it. Then […]
Students cheer Jeremy Scott for ripping up his AI commencement speech
Fashion designer Jeremy Scott told graduates that AI can't replicate their humanity during a commencement speech at the Kansas City Art Institute.
“Designer” superconducting diamond: researchers uncover path to multi-modality quantum chips
Discovering the physical principles of superconductivity in diamond opens the door for scientists to use it in new quantum technologies.
Why There’s Still No ‘Science of Reading’ Equivalent for Math Instruction (Opinion)
A leading curriculum designer lays out the biggest problem in math instruction today.
Notable San Francisco Designer’s Napa Valley Ranch for Sale
Ken Fulk's restored ranch property in St. Helena boasts a two-bedroom cottage, entertainment barn, tent bungalows and a “Cowboy Shack.”
A Tourist’s Guide to Forza Horizon 6, From A Designer’s Perspective
Take a tour through some of Forza Horizon 6's most iconic locations, and how they were designed, built and adapted for the world of Horizon.
Priyanka Chopra Jonas wears angelic gown to fifth annual Gold Gala
The gown was crafted by designer Amit Aggarwal and stylist Ami Patel from a 20-year-old traditional Chikankari sari, embroidered in silk on white chiffon.
"I cannot condone piracy, but I get why people do" - Subnautica 2 lead designer airs frustration at 'flagrant' pirates
This comes as Subnautica 2 makes a massive splash on Steam and Xbox, boasting over two million copies sold.
Duolingo CEO says AI can't match his top designers' creativity
Duolingo's CEO said AI can't achieve the "level of creativity or the polish" that his top designers can.
Alex and Ani founder alleges misuse of family’s R.I. business assets
Jewelry designer Carolyn Rafaelian filed a lawsuit to resolve what court files describe as “a family shareholder dispute”.
Nike Gives TODAY Inside Look at Its Sports Research Lab
TODAY's Craig Melvin gets a rare look at Nike's high tech sport research lab, where scientists and engineers are working to understand the demands of the sport, the athlete, and the environments they play in to innovate and improve every aspect of athletic performances. The 84,000 sq. ft. facility boasts tech-embedded basketball courts, turf fields, treadmills, and sweat rooms that give Nike designers real time feedback on every kind of athletic performance.
Armani could split 15% stake among L'Oreal, LVMH, EssilorLuxottica, report says
Italian fashion house Giorgio Armani is considering selling its 15% stake in three equal parts following the designer's death, potentially bringing in three buyers he had selected as shareholders, a newspaper reported on Sunday.
Computer science students take video games from concepts to the actual arcade
Along the way, the aspiring game designers in Professor Srikanth Vemula’s course had the chance to collaborate with other departments across campus to yield impressive finished products.
The Material Science Behind A Spacecraft's Impact Armor
Aerospace engineers have to consider numerous factors when designing a spacecraft, but one that comes up more and more often is the need to design against Micro-Meteoroids and Orbital Debris (MMOD). While most designers understand the threat, designing structural solutions capable of withstanding the hypervelocity impacts these undercontrolled pieces of material can cause can take a significant bite out of a mission’s mass budget. A new paper from Binkal Kumar Sharma of the University of Bremen and Harshitha Baskar, an independent researcher, provides a detailed review of cutting-edge options for defending against those deadly particles.
Victoria Beckham’s Teen Daughter Turned Her Skin Issues Into Business Idea
Victoria Beckham’s teen daughter turned her skin problem into a business idea. During an episode of the “Aspire with Emma Grede” podcast, the fashion designer made an appearance. She spoke about how h...
See first look at 'Masters of the Universe' characters Fisto, Ram Man, and Trap Jaw (exclusive)
'Masters of the Universe' is filled with unique characters, and EW has the exclusive first look at He-Man's cohorts Fisto and Ram Man, and Skeletor's henchman Trap Jaw. Plus, costume designer Richard Sale breaks down each look's creation.
Ohio heads to polls as Ramaswamy hopes to lock in as Republican candidate for governor
Trump-endorsed candidate facing a long-shot challenge from car designer and YouTube provocateur Casey Putsch
Hobbyist xenomorphs Raspberry Pi into Alien-themed DIY laptop
: Everything you need to build the PS-85 is available from its designer's website, even if you can't get to space
Marvel Snap Dev Tries To Head Off Concerns About Recent Layoffs
Designer Ben Brode said the mobile card game's roadmap hasn't changed
Mobican expands entertainment line and product mix for U.S market
Mobican broadens its product portfolio with new entertainment units and adjusts designs to capture more u.s. retail buyers from its new Montreal facility.
Punk Politics/Camp Costume is a fashion exhibition curated by (some of my) brilliant Parsons students!
I have the most amazing students. I teach Fashion Journalism at Parsons, as part of its MA Fashion Studies degree, though I have students of all different disciplines throughout the New School in my class — from fine-art photographers to investigative journalists to textile designers. And I learn about all sorts of fascinating things from them, like that designers are adding faux sweat stains to their garments now (part of a trend piece about “anatomy core”) and that real “French girl style” is actually about being “cunti cunta” (aka loud, rude, too much, liberated). So when I found out that some of my students were curating a fashion exhibition opening tonight(!!!), I just knew that it would be brilliant too. Wearable Art is a reader-supported publication. To receive new posts and support my work, consider becoming a free or paid subscriber. Subscribe It’s called Punk Politics/Camp Costuming1, and it’s up through May 10 at La Sudestada, the wonderful gallery and concept store in Greenpoint, Brooklyn. I asked the exhibit’s lead curator, Ella Birney (a talented costume and knitwear designer from Belfast who also happens to be in my class), all about it. This conversation has been edited for length and clarity. Tell me about the idea of this exhibition and how it came about. Ella Birney: For our Fashion Curation class, we had to pitch [exhibition] proposals to our professor, Jessica [Glasscock], and I really wanted to continue on the themes that I was exploring in my BA when I was studying in London a couple of years ago. My BA was very punk-inspired and very political. Everything I do, as you know from my writing, always has a slight Irish, political twist to it2. So in my BA project, it was looking at knitwear as a conveyor for exploring political identity in somewhere like Ireland, where identity is such a point of contention. And looking at the images that I generated from that project, there was something so camp about the whole thing. Like, it’s so playful and in bad taste to do a political message — like a knitted Union Jack — out of mohair. There’s something very camp about that. So that’s where it kind of became punk politics/camp costuming — looking at how from the 1970s to now there’s been protest through costume and clothing. What was your BA in? It was fashion textiles, knitwear. Very craft heavy, which — craft is never taken seriously either. That’s also a kind of spin [on the punk/camp thing]. The Union Jack knit that you made is included in the show — what is camp about knitting a Union Jack out of mohair? The whole ethos of camp is kind of bad taste, doing things that are tongue in cheek and a bit wink, wink, nudge, nudge. Like, this is a bit silly. Everything I do is like, this is a bit silly. Like, being from the North of Ireland, everything you do is political. So it’s like, everything is going to be looked at in a certain lens anyway, so we may as well lean into it. So the Union Jack was because I come from a mixed marriage — Protestant-Catholic. And in the North of Ireland, that’s still a big deal. And even though I’m a Catholic and brought up in a very like Catholic Nationalist family, there [were] Union Jacks [the symbol of the United Kingdom] on my street. So I was like, then I’m gonna make your Union Jack out of knitwear. And then that kind of all linked back to the punk movement that Vivian Westwood forefronted in the late 70s, [with her stores] Let It Rock and Seditionaries. How did you source your items? Once we decided on this exhibition idea, everyone in the class was put to [think about] what do you think can fit into punk politics/camp costuming and finding designers that fit that brief. Me and my co-curators, Dulcinea Flores and Allison Gramando, made a brief to send out — with a mood board and color stories, stuff like that — and then everyone kind of got to work emailing people. We reached out to other Parsons grads. Even through Instagram stories we’ve been able to reach so many people who were like, Yeah, of course, I’ll write something for this, or Please — let me submit stuff. It actually was quite easy sourcing things. … The Parsons thing gets you quite far. What were some great pieces you got? There’s a Brooklyn-based, nonbinary artist called Buzz Slutsky. I can’t even remember how I found them, but I came across this crazy, shoe thing — they had made all these different shoes out of papier-mâché, and the story behind them is so fantastic, so interesting. They were just so obliging, like, Of course, you can have these for a few weeks. I was really happy about that. And then we have art from a collective here called Art Comes First. And they lent loads of really amazing pieces that just tied everything together. You have your Union Jack knit in the show too. Any other pieces that you made? There’s three of my BA mohair knits. There’s the Union Jack. There’s a mohair with the word “No” — which is based on an old political campaign in Ireland that was “Ulster says no to sodomy.” And then there’s another one that is red, white and blue, like the Union Jack, but has the word “Catholic” on it and lots of holy medals. I’m so happy I got to include those. How many pieces are in the show? Between 49 and 52, something like that. A load of clothing and accessories, shoes. There’s a Brooklyn-based Irish photographer who’s given us photos. There’s also a shopping cart that is an art piece by Art Comes First that has gold knuckle dusters as the handles. There’s also lots of T-shirts, original pins from the 70s and 80s that were from people’s dads. I also brought my record player, and all of [co-curator] Allison’s dad’s original albums so everyone could play records. Oh my gosh! Yeah, it’s cool. Anything else you would like to add? If we get to do an exhibition, why would we not make it political in this day and age? I hope that people come. There’s a lot of history, because it starts back in the 70s. It’s not like chronological or anything, but there are historical objects. I hope people come out of it thinking, out of all the really horrendous decades of the 70s and 80s and 90s, all these amazing subcultures happened. There are horrible political times, but there’s art that comes out of it that lasts. Punk Politics/Camp Costume is on view May 1-10 at La Sudestada, 67 West St. Suite 513, Greenpoint, Brooklyn. RSVP for the opening Friday May 1 6pm-8pm here. There’s also a button-making and patch-making workshop and artist talk May 9. Follow the show’s Instagram page @punkxcamp.parsons. Special shout out to all the students who put on this show: Ella Birney (lead curator), Dulcinea Flores (curator), Allison Gramando (curator), Pierre Sanon (lead exhibition designer), Eliana Daneshvari (exhibition designer), Reilly Lowell (editor), Jess Gayo (researcher/writer), Joyce Gayo (researcher/writer), Maria Magdalena Ugarte Montero (researcher/writer), Cassidy Colarik (exhibition press officer), Shelby Shovein (educator), Sarah Mahnke-Baum (educator), Trinidy Coleman (graphic designer), and Leonie Soravia (project manager). Jessica Glasscock was the faculty advisor. 1 The website is definitely worth checking out. 2 This is true!
Do you talk politics with clients?
From the economy to international relations, Washington’s overactive news cycle provides plenty of opportunity for discussion. But do designers want to enga...
After ditching PvP for solo and co-op, legendary designer Warren Spector's stealthy Thick as Thieves reveals a price so low I thought it was a typo
We're just weeks away from the launch of Thick as Thieves, and its developer has revealed you'll be able to pick it up for less than the price of a coffee.
How Some Founders Are Redefining Fashion’s Idea of Success
As the pipeline to scaling a fashion business grows more precarious, some designers are ditching the pursuit of global prestige in favour of a slower approach to growth they say is more sustainable — and more fulfilling.
'Queer Eye' Designer Bobby Berk Once Got Fired From Bed, Bath & Beyond — Here's What It Taught Him About Running a Successful Business
The Emmy-winning star designer shares the real-world lessons that helped him achieve his biggest goals in business and life.
Qualcomm surges on report of OpenAI tie-up for AI smartphone processors
Qualcomm shares jumped 13% in premarket trading on Monday after an analyst said OpenAI was working with the chip designer and Taiwan's MediaTek to develop smartphone processors.
Low-ego design teams | invisible ROI for attractions
Why humility, not hero designers, is becoming the industry’s most valuable asset
From Mother Mary to Foo Fighters: your complete entertainment guide to the week ahead
An idiosyncratic thriller sees Anne Hathaway’s pop icon and Michaela Coel’s fashion designer embark on a psychosexual romance, while Dave Grohl and his boys are back with album number 12
Status symbols men are obsessed with in 2026
Status symbols for men in 2026 are all about looking sharp and evoking quiet luxury. Leather bags and tailored designer suits are just two examples.
Former Pinterest team redesigns email with Extra — and it’s actually good
Extra, from a team of former Pinterest designers and engineers, reimagines email around your life instead of the traditional inbox.
A Realm Reborn in Magic: The Gathering®—FINAL FANTASY™
Cameron Williams discusses how Magic: The Gathering—FINAL FANTASY's designers brought the critically acclaimed MMORPG to Magic.
KU Fashion Business Organization hosts second annual KU Fashion Week
KU's Fashion Business Organization hosted its second annual Fashion Week on April 18, showcasing the talent of Jayhawk fashion designers.
10 Things In Your Bedroom You Should Toss Today
From bookshelves and overly-cluttered dressers to lighting and furniture sets, these are the things Southern designers say it’s time to retire or replace in the bedroom for a place of calm and rest.
Gary Gensler Paved the Way for Prediction Markets. Sports Betting Wasn’t Part of the Plan.
Kalshi and Polymarket say their sports bets are allowed under federal law. States argue otherwise. The designer of the law is weighing in.
Former Naughty Dog Dev Recalls Crunch Culture for Games Like The Last of Us and Uncharted
Former Naughty Dog designer Benson Russell has explained how the developer eventually began to believe workplace crunch was necessary to make games like The Last of Us at its "level."
‘American Pickers’: Mike Wolfe Is Awestruck Meeting Disney Movie ‘Cars’ Designer
He was like a kid in a candy store.
‘American Pickers’: Mike Wolfe Is Awestruck Meeting Disney Movie ‘Cars’ Designer
He was like a kid in a candy store.
‘Bigger Than Fashion’ Review: Business That Keeps It Casual
The first streetwear retailers were small-scale operations. One designer sold jeans from the back of his car.
Iran war impacts small business owners with higher costs and shipping woes
The Iran war is making life more difficult for small business owners across the country. A shoe designer is struggling to import its shoes from Vietnam; a pistachio grower has millions of dollars worth of pistachio exports sitting in the water; a home landscaper in Kansas City is stockpiling fertili
The Los Angeles fashion trend of the year is politics
LA Fashion Week is marked with multiethnic designers and pieces of cultural heritage.
Designers and talent agencies: why fashion is turning to entertainment in 2026
More designers are signing with talent agencies. From Sandy Liang to Jonathan Anderson, fashion is becoming entertainment and reshaping the industry
iPhone 18 Pro camera may come with pro software, Apple considered buying Halide
Two months ago, Halide cofounder and designer Sebastiaan de With made a surprise announcement that he was joining Apple’s design...
Harris Reed Exits Nina Ricci
The London-based designer is stepping down as creative director after more than three years at the helm.
The Great Arch review – a visionary architect crushed by the politics of prestige
Claes Bang plays the Danish designer of Paris’s Grande Arche in a meticulous drama about artistic purity colliding with bureaucratic ego and national vanity
What's the big idea? If you've got it, World Business Chicago wants to know
The organization is calling for architects, designers, neighborhood groups, artists, innovators and interdisciplinary teams to submit visionary ideas that explore what Chicago could look like in 2050.
Control Resonant First-Look Preview – This Is No Soulslike. It’s Faster
We got a look at a behind-closed-doors gameplay demo of Control Resonant, and it’s not just that it's a markedly different and not just a same-y sequel, but it’s that its melee combat might scratch my Ninja Gaiden-style itch. “This is not a soulslike,” said lead gameplay designer Sergey Mohov. “It’s a push-forward, action-driven, aggressive-playstyle action game. The player is very much in charge and not [simply] reacting. The main driver of combat is you.” Tell me more, Remedy.
It's never too late for design school: Home writer goes back to class to earn a degree
Marni Jameson went back to school and became a certified interior designer.
Sony reveals the Death Stranding 2 required PC specs
Designer Hideo Kojima might be known for spectacle in his projects, but the minimum specs for Death Stranding 2 on PC are quite reasonable.
OpenAI’s iPhone killer device leaks with designs and pricing
This is apparently the awesome device that OpenAI and former Apple designer Jony Ive have been working on. It doesn't sound great.
Jony Ive's First OpenAI Device Will Be Smart Speaker With Camera, 2027 Launch Planned
OpenAI is working on several AI hardware devices in partnership with former Apple designer Jony Ive, and the first product that comes out could be a smart speaker. The company is developing a smart speaker, a smart lamp, and considering AI glasses, according to The Information, with the speaker set to come out in early 2027. OpenAI's smart speaker has an integrated camera and it is designed to learn information about who is using it and what's around them.
Nike salaries: How much software engineers, designers, others get paid
Data shows how much Nike pays for engineers, designers, and other tech jobs, with salaries up to $425,000, as CEO Elliott Hill mounts a comeback.
How HBO's "Industry" uses vests to signal status in banking
The costume designer of HBO's "Industry" broke down how the characters' clothing, like vests and ties, are used to convey status and power.
36-year-old left her law career to start a custom fine jewelry business—now it brings in 7 figures in yearly sales
Hannah Florman found her strength as a jewelry designer specializing in engagement rings.
Arm wants a bigger slice of the chip business
Artificial intelligence is causing the chip designer to rethink its winning formula
Anna Sui Ushers Her Fashion Label Into the Future With the Help of Her Three Nieces
With the help of some of her nieces, the New York designer Anna Sui is steering her 45-year-old label into the future.