Search headlines

Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL

Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting

Sep 26 • 9:36 AM EDT • Technology • newsletter.semianalysis.com

Story Branch Library reopens as Fulmer construction timeline shifts

The Sheridan County Public Library System wrapped up renovations at Story Branch Library while moving into the third phase of construction at the Fulmer Branch Library in Sheridan.

Sep 26 • 6:00 AM EDT • Entertainment • thesheridanpress.com

Yankees change roster for doubleheader; Red Sox showdown finally official

The Yankees are wrapping up the regular-season this weekend against the Orioles with a Friday doubleheader and a single game Sunday.

Sep 25 • 8:05 PM EDT • Sports • sports.yahoo.com

Weekly Portland women’s sports wrap up (9/25)

Weekly Portland women’s sports wrap up (9/25) presented by Rebound Orthopedics and Neurosurgery and Rivermark Community Credit Union.

Sep 25 • 6:05 PM EDT • Sports • kptv.com

Wrapping up a dominant regular season against losing teams

Guaranteed with the most wins against losing teams, the Dodgers finish their regular season in San Francisco

Sep 25 • 5:00 PM EDT • Sports • sports.yahoo.com

Harry Kane ‘happy’ at FC Bayern, upbeat on extension

Wrap this one up soon, FC Bayern!

Sep 25 • 3:00 PM EDT • Sports • sports.yahoo.com

Stunned scientists discover new wild cat species after a century—see the photos - Futura-Sciences

A Mysterious Cat in the Clouds High in the Andean forests—almost always wrapped in mist—a pint-sized cat was living its life unnoticed by the scientific community, although locals might have crossed its path many times. The story kicked off in 2016, when a Bolivian animal shelter contacted biologist Paola Nogales-Ascarrunz...

Sep 25 • 2:30 PM EDT • Science • futura-sciences.com

Does Doctor Doom Appear in ‘Avengers: Endgame Encore?’

Here's what you need to know about Doctor Doom's presence, or lack thereof, in "Avengers: Endgame Encore."

Sep 25 • 10:17 AM EDT • Entertainment • yahoo.com

Xi is wrapping his visit to Washington with a peek at the Constitution

They are visiting the National Archives on Friday

Sep 25 • 9:01 AM EDT • Politics • spectrumnews1.com

Xi is wrapping his visit to Washington with a peek at the Constitution

They are visiting the National Archives on Friday

Sep 25 • 9:01 AM EDT • Politics • spectrumlocalnews.com

Xi is wrapping his visit to Washington with a peek at the Constitution

They are visiting the National Archives on Friday

Sep 25 • 9:01 AM EDT • Politics • spectrumlocalnews.com

Xi is wrapping his visit to Washington with a peek at the Constitution

They are visiting the National Archives on Friday

Sep 25 • 9:01 AM EDT • Politics • spectrumlocalnews.com

New York Yankees vs. Baltimore Orioles: Series Preview

The regular season will wrap up this weekend.

Sep 25 • 8:00 AM EDT • Sports • sports.yahoo.com

US politics live: Trump to wrap up Xi summit with a tour of US archives

Xi is expected to depart Washington after touring the nation’s vault of records, where the Declaration of Independence, the Constitution and the Bill of Rights are held

Sep 25 • 7:29 AM EDT • Politics • theguardian.com

Milan senior fair connects residents with health, wellness resources

The Milan community has wrapped up a day focused on senior health and services.

Sep 24 • 8:55 PM EDT • Health • wbbjtv.com

Los Angeles Dodgers’ Mookie Betts Signs With 3 Arts Sports and Sanders Sports & Entertainment

Los Angeles Dodgers star Mookie Betts has signed with 3 Arts Sports and Sanders Sports & Entertainment for personal representation.

Sep 24 • 12:47 PM EDT • Sports • sports.yahoo.com

Health Care Partnership outlines workforce progress

More local nursing graduates are staying in the region, according to officials offering an update on the progress of the New Hanover Healthcare Career Partnership at a public forum last night. According to Jack Watson, dean of UNCW’s College of Health & Human Services, the number of UNCW nursing graduates choosing to remain in the area after graduation has climbed from 27% to the mid-40% range. The New Hanover Healthcare Career Partnership aims to address the region’s healthcare worker shortage, with a key focus on nursing through strategic partnerships between UNCW, Cape Fear Community College (CFCC), New Hanover County Schools and the Wilmington Chamber of Commerce Foundation. "Each of the partners had pathway programs,” said Watson, “but they were almost at times done in a silo." One of the New Hanover Community Endowment's largest commitments to date, the collaborative received a $22.3 million grant in 2023, to be disbursed over three years, beginning in 2024. At the public forum, leadership addressed the nursing bottleneck created by the pandemic, and Laurie Whalin, president of the Novant Health Coastal Region, acknowledged that Novant Health had relied heavily on travel nurses during that period, with travel nurses making up about 47% of staff and nursing turnover at 35% at the height of the pandemic. "I can say we are in a tremendously different place today,” Whalin said at the forum. The number of travel nurses employed by the Novant Health Coastal Region has dropped to around 100 today, which Whalin says accounts for less than 4% of the workforce. Roughly two years into the grant term, major stakeholders in the collaboration pointed to various accomplishments tied to the initiative. According to Stephen Hill, vice president of talent development with the Greater Wilmington Chamber of Commerce, 250 more nurses live in New Hanover County in 2026 than in 2023. Whalin added that between 2021 and 2025, the Novant Health Coastal Region has hired close to 1,200 registered nurses. Additionally, according to Whalin, over the past two years, hiring and retention of nursing graduates from UNCW increased by 103%, while hiring and retention of nursing graduates from CFCC increased by 70%. Mandy Mills, director of career & technical education at New Hanover County Schools, pointed to the launch of its first Health Sciences Academy program, established across the county's four traditional high schools (Hoggard High School, Laney High School, Ashley High School and New Hanover High School), which started with 38 students last year. Mills also pointed to growth in the district’s Nursing Fundamentals course, which grew from 10 seats in 2023 to 50 in 2025-2026 and is now offered at all four traditional high schools. Watson emphasized the growing nursing class sizes and offered an update on the school’s accelerated nursing degree, which launched last year. Eleven students graduated in the first class, and all passed their boards on the first try, Watson said. This year’s class has 24 students. When the endowment announced its $22.3 million grant for the collaborative in 2023, UNCW and CFCC were each slated to receive the bulk of the funds, at about $10 million each. UNCW’s plans for the grant money included expanding its simulation lab, Watson said. He added that construction is expected to begin on the simulation lab this year and will likely extend through next year. According to Mary Ellen Naylor, dean of Health & Human Services at CFCC, the college has experienced growth in its associate degree nursing retention, rising from 59% in 2023 to 76% for the May 2026 class. CFCC used part of its endowment funding to support wraparound services, including a housing stipend, tuition assistance, exam assistance, emergency assistance, drop-in daycare and clinical and educational supplies. "We have very strong … students, but once they get into the program, there are competing priorities,” Naylor said. “They are working multiple jobs. They have children. They're single parents." According to Naylor, in 2026, 94% of students who used support services are still enrolled or have graduated. Addressing a question from an audience member about an approaching “enrollment cliff,” driven largely by dropping birth rates, Watson and Naylor said demand remains strong at both schools. “Right now … we do have more applicants than we have spots in our nursing program, and it is still a competitive process to get into,” Watson said. “I do not foresee that changing.” "(We've) doubled enrollment in our nursing programs over the last few years, but just as Dean Watson said, we still have very robust applicant pools, so it is still very competitive to get in,” Naylor said. "We have the applicant pool to support that, but again, it's not as easy as just saying, 'Okay … we're going to take another 90 students.' It's making sure all the resources and infrastructure that we need to educate the students outside the classroom is there as well." In response to a question about applying the collaborative model to other healthcare positions besides nursing, Sophie Dagenais, CEO and president of the endowment, said she sees the potential for the model to expand to other healthcare jobs and even other industries, but that the endowment hopes to learn from this model first. “This is a grant that is in year two of three years, and first we wanted to learn what is this going to demonstrate, what will we learn and then how may we scale it possibly,” she said. According to endowment spokesperson Amber Rogerson, funds for the program are set to expire after June 2027. “It's too early to discuss what happens after that,” wrote Rogerson in an email, “though we know the partners are considering the future, and some of the work supported by the grants is now built into their regular operations.”

Sep 23 • 2:13 PM EDT • Health • wilmingtonbiz.com

Health Care Partnership outlines workforce progress

More local nursing graduates are staying in the region, according to officials offering an update on the progress of the New Hanover Healthcare Career Partnership at a public forum last night. According to Jack Watson, dean of UNCW’s College of Health & Human Services, the number of UNCW nursing graduates choosing to remain in the area after graduation has climbed from 27% to the mid-40% range. The New Hanover Healthcare Career Partnership aims to address the region’s healthcare worker shortage, with a key focus on nursing through strategic partnerships between UNCW, Cape Fear Community College (CFCC), New Hanover County Schools and the Wilmington Chamber of Commerce Foundation. "Each of the partners had pathway programs,” said Watson, “but they were almost at times done in a silo." One of the New Hanover Community Endowment's largest commitments to date, the collaborative received a $22.3 million grant in 2023, to be disbursed over three years, beginning in 2024. At the public forum, leadership addressed the nursing bottleneck created by the pandemic, and Laurie Whalin, president of the Novant Health Coastal Region, acknowledged that Novant Health had relied heavily on travel nurses during that period, with travel nurses making up about 47% of staff and nursing turnover at 35% at the height of the pandemic. "I can say we are in a tremendously different place today,” Whalin said at the forum. The number of travel nurses employed by the Novant Health Coastal Region has dropped to around 100 today, which Whalin says accounts for less than 4% of the workforce. Roughly two years into the grant term, major stakeholders in the collaboration pointed to various accomplishments tied to the initiative. According to Stephen Hill, vice president of talent development with the Greater Wilmington Chamber of Commerce, 250 more nurses live in New Hanover County in 2026 than in 2023. Whalin added that between 2021 and 2025, the Novant Health Coastal Region has hired close to 1,200 registered nurses. Additionally, according to Whalin, over the past two years, hiring and retention of nursing graduates from UNCW increased by 103%, while hiring and retention of nursing graduates from CFCC increased by 70%. Mandy Mills, director of career & technical education at New Hanover County Schools, pointed to the launch of its first Health Sciences Academy program, established across the county's four traditional high schools (Hoggard High School, Laney High School, Ashley High School and New Hanover High School), which started with 38 students last year. Mills also pointed to growth in the district’s Nursing Fundamentals course, which grew from 10 seats in 2023 to 50 in 2025-2026 and is now offered at all four traditional high schools. Watson emphasized the growing nursing class sizes and offered an update on the school’s accelerated nursing degree, which launched last year. Eleven students graduated in the first class, and all passed their boards on the first try, Watson said. This year’s class has 24 students. When the endowment announced its $22.3 million grant for the collaborative in 2023, UNCW and CFCC were each slated to receive the bulk of the funds, at about $10 million each. UNCW’s plans for the grant money included expanding its simulation lab, Watson said. He added that construction is expected to begin on the simulation lab this year and will likely extend through next year. According to Mary Ellen Naylor, dean of Health & Human Services at CFCC, the college has experienced growth in its associate degree nursing retention, rising from 59% in 2023 to 76% for the May 2026 class. CFCC used part of its endowment funding to support wraparound services, including a housing stipend, tuition assistance, exam assistance, emergency assistance, drop-in daycare and clinical and educational supplies. "We have very strong … students, but once they get into the program, there are competing priorities,” Naylor said. “They are working multiple jobs. They have children. They're single parents." According to Naylor, in 2026, 94% of students who used support services are still enrolled or have graduated. Addressing a question from an audience member about an approaching “enrollment cliff,” driven largely by dropping birth rates, Watson and Naylor said demand remains strong at both schools. “Right now … we do have more applicants than we have spots in our nursing program, and it is still a competitive process to get into,” Watson said. “I do not foresee that changing.” "(We've) doubled enrollment in our nursing programs over the last few years, but just as Dean Watson said, we still have very robust applicant pools, so it is still very competitive to get in,” Naylor said. "We have the applicant pool to support that, but again, it's not as easy as just saying, 'Okay … we're going to take another 90 students.' It's making sure all the resources and infrastructure that we need to educate the students outside the classroom is there as well." In response to a question about applying the collaborative model to other healthcare positions besides nursing, Sophie Dagenais, CEO and president of the endowment, said she sees the potential for the model to expand to other healthcare jobs and even other industries, but that the endowment hopes to learn from this model first. “This is a grant that is in year two of three years, and first we wanted to learn what is this going to demonstrate, what will we learn and then how may we scale it possibly,” she said. According to endowment spokesperson Amber Rogerson, funds for the program are set to expire after June 2027. “It's too early to discuss what happens after that,” wrote Rogerson in an email, “though we know the partners are considering the future, and some of the work supported by the grants is now built into their regular operations.”

Sep 23 • 2:12 PM EDT • Health • wilmingtonbiz.com

RenCen, east riverfront project would take nearly a decade to complete. Here’s how it would unfold.

Work on the $2.24 billion development is planned to begin next year, with the third phase wrapping up in 2036.

Sep 23 • 5:46 AM EDT • Business • crainsdetroit.com

Glenn Martens exits Diesel with moans, headbanging and barely-there looks

Glenn Martens has wrapped up his time as Diesel's creative director with a racy, body-positive collection at Milan Fashion Week | WBBM Newsradio 780 AM & 105.9 FM

Sep 22 • 5:56 PM EDT • Entertainment • audacy.com

Glenn Martens exits Diesel with moans, headbanging and barely-there looks

Glenn Martens has wrapped up his time as Diesel's creative director with a racy, body-positive collection at Milan Fashion Week | Talk 1370

Sep 22 • 5:56 PM EDT • Entertainment • audacy.com

Disney Promotes Cathleen Taff and Lisa Baldzicki in Consumer Products Shakeup

Disney restructured its Disney Consumer Products team, looping the division into the Disney Entertainment umbrella.

Sep 22 • 2:15 PM EDT • Entertainment • yahoo.com

Disney Promotes Cathleen Taff and Lisa Baldzicki in Consumer Products Shakeup

Disney restructured its Disney Consumer Products team, looping the division into the Disney Entertainment umbrella.

Sep 22 • 2:15 PM EDT • Entertainment • thewrap.com

'Coyote vs. Acme' Crosses $100 Million: Inside the Underdog's David vs. Goliath Marketing Campaign

How "Coyote vs. Acme," a movie deemed unreleasable by Warner Bros., managed to cross $100 million at the global box office.

Sep 22 • 1:06 PM EDT • Entertainment • thewrap.com

Trench play proves big in Nebraska football’s win over North Dakota

To wrap up non-conference play, Nebraska football defeated North Dakota 34-7. The Huskers’ strong first and fourth quarters secured the win against the sixth-ranked FCS team, as the Scarlet and Cream earned their third consecutive 3-0 start to the season.

Sep 22 • 1:00 AM EDT • Sports • dailynebraskan.com

Penguins Already Dealing With Injury Concerns

Last season, the Pittsburgh Penguins returned to the Stanley Cup Playoffs for the first time since 2022, and they managed to put a scare into the in-state rival Philadelphia Flyers despite falling into a three-games-to-none hole.But now, the new season is right around the corner, and the Penguins, having wrapped up training camp, will host […] The post Penguins Already Dealing With Injury Concerns appeared first on HEAVY.

Sep 21 • 9:28 PM EDT • Sports • sports.yahoo.com

Pat Fitzgerald previews MSU's matchup with Nebraska

See what Pat Fitzgerald said after wrapping up Notre Dame week, and turning ahead to Nebraska.

Sep 21 • 1:01 PM EDT • Sports • sports.yahoo.com

Monday Morning Minnesota: The “Time To Say Goodbye” Edition

We come to the last week of the season, and the Twins have officially been eliminated from playoff contention and will not be able to finish the season with a winning record. On the bright side, Walker Jenkins figured out major league pitching! The Twins wrap up the season with a series in San Francisco […]

Sep 21 • 1:00 PM EDT • Sports • sports.yahoo.com

Series Preview: Milwaukee Brewers @ Philadelphia Phillies

Brewers wrap up final road trip in Philadelphia against potential postseason foe

Sep 21 • 12:25 PM EDT • Sports • sports.yahoo.com

Small Business, Big Lessons® — That Old Time Rock & Roll or Blue Dot Fever?

This post builds on my Water Balloon Economics idea and adds a twist: knowing when it’s time to wrap up a “wonderful” career or business, recognizing your own limitations, and being honest about the experience you’re delivering.

Sep 21 • 11:11 AM EDT • Business • chapelboro.com

John Oliver Calls Out ‘Soon-to-Be Business Daddy’ David Ellison for Having a ‘Literal Business Daddy’

John Oliver pokes fun at his "Soon-to-be business daddy" for having a "literal business daddy" in Sunday's "Last Week Tonight"

Sep 21 • 10:20 AM EDT • Entertainment • yahoo.com

John Oliver Calls Out 'Soon-to-Be Business Daddy' David Ellison for Having a 'Literal Business Daddy'

John Oliver pokes fun at his "Soon-to-be business daddy" for having a "literal business daddy" in Sunday's "Last Week Tonight"

Sep 21 • 10:20 AM EDT • Business • thewrap.com

John Oliver Calls Out ‘Soon-to-Be Business Daddy’ David Ellison for Having a ‘Literal Business Daddy’

John Oliver pokes fun at his "Soon-to-be business daddy" for having a "literal business daddy" in Sunday's "Last Week Tonight"

Sep 21 • 10:20 AM EDT • Business • yahoo.com

The future of Black political representation and power

The Supreme Court’s Callais decision raised questions about how Black communities can protect representation and build political power.

Sep 21 • 6:00 AM EDT • Politics • fairvote.org

‘Youth’ Creator Sharon Horgan Explains the Premiere’s Emotional Rug-Pull Ending

"Youth" creator Sharon Horgan tells TheWrap about writing her new mother-son coming-of-age story and unpacks the HBO comedy's premiere.

Sep 20 • 11:00 PM EDT • Entertainment • yahoo.com

Ben Affleck Almost Cast Ex-Wife Jennifer Garner in His Netflix Film ‘Animals’: ‘She Was Like, “We Don’t Want to Do That”’

Ben Affleck says he almost cast his ex-wife Jennifer Garner in his Netflix thriller "Animals," but knew it'd come with "baggage."

Sep 20 • 8:35 PM EDT • Entertainment • yahoo.com

Edmonton Comic & Entertainment Expo draws thousands in celebration of pop culture

Sep 20 • 8:05 PM EDT • Entertainment • globalnews.ca

The ‘Wilson Shedd’ TIFF Diaries: Deal or no deal?

Tim Blake Nelson discusses the "encouraging" conversations he's had with distributors as the 2026 Toronto International Film Festival wraps up.

Sep 20 • 6:08 PM EDT • Entertainment • yahoo.com

Postgame wrap up of Cincinnati Bengals win over Houston Texans

Enquirer beat reporter Kelsey Conway recaps the Bengals' win over the Texans on Sunday, Sept. 20.

Sep 20 • 6:00 PM EDT • Sports • sports.yahoo.com

Aaron Sorkin Confesses David Fincher Was His First Choice to Direct ‘The Social Reckoning’

Aaron Sorkin says he was his second choice to helm "The Social Reckoning" and hoped to reunite with "Social Network" director David Fincher.

Sep 20 • 5:54 PM EDT • Entertainment • yahoo.com

In ‘Lioness’ finale: Arlington hospital, Fort Worth restaurant and more

The Paramount+ series has wrapped up its third season.

Sep 20 • 12:00 PM EDT • Entertainment • star-telegram.com

‘Resident Evil’ Scores a Bloody Good $60 Million Box Office Opening

Zach Cregger sets a franchise and personal opening weekend record with his gory Sony video game adaptation

Sep 20 • 10:44 AM EDT • Entertainment • yahoo.com

Today on Pinstripe Alley

Wrapping up in Phoenix.

Sep 20 • 6:00 AM EDT • Sports • sports.yahoo.com

Tennessee Cruises Past Kennesaw State to Stay Perfect

The Tennessee Volunteers continued their strong start to the 2026 season Saturday night, cruising past Kennesaw State 42-9 at Neyland Stadium. The No. 15 Volunteers improved to 3-0 with the victory, wrapping up their nonconference schedule undefeated and setting up a massive matchup with No. 1 Texas next weekend. Faizon Brandon Continues to Impress Freshman…

Sep 20 • 12:37 AM EDT • Sports • sports.yahoo.com

Recap: Tennessee defeats Kennesaw State 42-9

Tennessee wrapped up its pre-conference slate on Saturday night in comfortable fashion, defeating Kennesaw State handily 42-9 inside Neyland Stadium. Faizon Brandon was 18/26 passing for 178 yards and a touchdown. He added 47 yards on 11 rushes and another score. Daune Morris paced the backfield with 14 carries for 116 yards and a touchdown. […]

Sep 19 • 11:22 PM EDT • Sports • sports.yahoo.com

Hannah Waddingham and Octavia Spencer’s ‘Ride or Die’ Canceled at Prime Video After One Season

Amazon's "Ride or Die" starring Hannah Waddingham and Octavia Spencer will not return for a second season on Prime Video.

Sep 19 • 8:17 PM EDT • Entertainment • yahoo.com

Slate: Tulane Gameday!

The Wildcats wrap up the non-conference schedule at home.

Sep 19 • 10:15 AM EDT • Sports • sports.yahoo.com

Mizzou Football: What can we learn before SEC play

What are some things to observe and learn as the Tigers wrap up the non-conference part of their schedule?

Sep 19 • 10:00 AM EDT • Sports • sports.yahoo.com

With tactical drill, Tricolor wrap up for Internacional clash

Focused on tactical adjustments, Tricolor held its final training session this Friday (18) before the clash with Internacional, which will be played on Saturday night (19) at 9 p.m. at MorumBIS, in th...

Sep 18 • 7:05 PM EDT • Sports • sports.yahoo.com

Au revoir: 'Emily in Paris' wraps production on final season

Lily Collins as Emily behind the scenes of 'Emily in Paris.' (Cr. Giulia Parmigiani/Netflix © 2026)

Sep 18 • 2:00 PM EDT • Entertainment • kmaland.com

Q2 Earnings Highs And Lows: Caesars Entertainment (NASDAQ:CZR) Vs The Rest Of The Consumer Discretionary

As the Q2 earnings season wraps, let’s dig into this quarter’s best and worst performers in the consumer discretionary - casino operator industry, including Caesars Entertainment (NASDAQ:CZR) and its peers.

Sep 18 • 11:36 AM EDT • Entertainment • finance.yahoo.com

Eisman: Tesla’s Multiple Is Crazy Unless You “Believe that Tesla’s Robotaxi Business will Conquer the World.” “Count Me As a Skeptic”

Steve Eisman, the Neuberger Berman senior portfolio manager made famous by The Big Short, laid out the math on his weekly wrap podcast: “The consensus estimate for Tesla for 2026 is $1.66, so the 2026 PE is 220 times. Auto stocks by contrast, have very low multiples. GM’s 2026 P E is 6.5 times. The […]

Sep 18 • 10:36 AM EDT • Business • finance.yahoo.com

Opponent Defensive Preview: Eastern Washington Eagles

Wrapping up our non-conference schedule, the Huskies host the Eastern Washington Eagles on Montlake this weekend. Despite having a couple of memorable games over the years, this is just the fourth match up between these two in-state programs. The Eagles, a periodic contender at the FCS level, have played the Huskies close in the first […]

Sep 18 • 2:21 AM EDT • Sports • sports.yahoo.com

New York Times Staffers Protest 175th Anniversary Gala Over AI, Health Care Contract Disputes

New York Times Guild members plan to protest outside the paper’s 175th anniversary gala over health care costs and AI protections.

Sep 17 • 9:30 PM EDT • Health • yahoo.com

Disney Entertainment Promotes Adam Smith to Direct-to-Consumer Chair

Joe Earley will serve in the newly created role of television franchise and content strategy president

Sep 17 • 5:00 PM EDT • Entertainment • thewrap.com

Disney Entertainment Promotes Adam Smith to Direct-to-Consumer Chair

Joe Earley will serve in the newly created role of television franchise and content strategy president

Sep 17 • 5:00 PM EDT • Entertainment • yahoo.com

League Cup: Man City thrash Norwich, Cherki and Bouaddi star!

Without trembling.On Thursday evening, Manchester City wrapped up the third round of the League Cup by hosting Norwich.It took until the half-hour mark for Manchester City to suddenly kick the game in...

Sep 17 • 4:23 PM EDT • Sports • sports.yahoo.com

Minnesota-Akron score predictions from Bring Me The Sports staff

Minnesota will wrap up the nonconference portion of its schedule in Week 3 against Akron.

Sep 17 • 3:53 PM EDT • Sports • sports.yahoo.com

Get Final Fantasy VII Remake Intergrade Nintendo Switch 2 Edition for Under $9 By Following This One Easy Step

We're getting close to wrapping up this trilogy.

Sep 17 • 3:50 PM EDT • Technology • ign.com

Data & Business Process Services Stocks Q2 Recap: Benchmarking Equifax (NYSE:EFX)

Wrapping up Q2 earnings, we look at the numbers and key takeaways for the data & business process services stocks, including Equifax (NYSE:EFX) and its peers.

Sep 17 • 9:54 AM EDT • Business • finance.yahoo.com

Everything New in iOS 27.2 Beta 1

Apple surprised us with the first beta of iOS 27.2 today instead of releasing an iOS 27.1 beta. Apple likely went straight to iOS 27.2 to keep iPhone Duo code under wraps for now, since we already know the iPhone Duo will ship with iOS 27.1 when it comes out in October. This beta includes Apple's revamped Health app, new languages for Siri AI, and a handful of other useful tweaks.

Sep 16 • 7:44 PM EDT • Technology • macrumors.com

‘Spider-Man: Brand New Day’ Hangs in There as NFL Tops Audience Excitement

ScreenShare: A data partnership between ScreenEngine & TheWrap

Sep 16 • 1:00 PM EDT • Entertainment • yahoo.com

Washington Commanders reveal interior design of planned $3.8B domed stadium with wraparound seating bowl

The Commanders unveiled interior designs for their $3.8 billion domed stadium at the RFK campus, featuring a wraparound bowl designed to maximize crowd noise and sight lines.

Sep 16 • 12:21 PM EDT • Business • bizjournals.com

Sabre refinances billions of debt; Thryv to sell parts of Yellow Pages business for $142 million

Southlake-based Sabre is refinancing more than $1 billion of debt in one of several deals that have occurred recently in Dallas-Fort Worth. Others include a $275 million acquisition by a Frisco-based home care company and a $142 million sale of some Yellow Pages and White Pages directories by Dallas-based Thryv. Learn about these deals and others in our latest wrap.

Sep 16 • 11:43 AM EDT • Business • bizjournals.com

Hollywood Gets New Bipartisan Caucus on Capitol Hill

A bipartisan group of House lawmakers is launching a new congressional caucus focused on Hollywood, music, sports and the creator economy.

Sep 16 • 9:45 AM EDT • Entertainment • thewrap.com

Political science major named VFIC Presidential Scholar

When Michael Pellican ’28 found out he’d been named a VFIC Presidential Scholar, it took him some time to wrap his head around it.

Sep 16 • 8:57 AM EDT • Science • lynchburg.edu

How to watch San Francisco Giants vs. St. Louis Cardinals

The Giants wrap up this three-game road series against the Cardinals later this morning.

Sep 16 • 8:00 AM EDT • Sports • sports.yahoo.com

Alpes 2030 completes sports venue masterplan as IOC Coordination Commission meeting ends

-The final pieces of the sports venue masterplan for the Alpes 2030 Olympic and Paralympic Winter Games fell into place this week in Lyon, as the International Olympic Committee (IOC) Coordination Commission wrapped up its second annual meeting. The Commission today confirmed the allocation of the ice sports and disciplines to venues in Lyon, and of Alpine skiing events to Courchevel and Val d’Isère.

Sep 16 • 7:45 AM EDT • Sports • olympics.com

Fact Check Team: Are Americans rejecting capitalism or just big business?

With the 2026 primary season now wrapping up, socialism and democratic socialism are increasingly part of the political conversation.

Sep 15 • 3:18 PM EDT • Business • abc6onyourside.com

Fact Check Team: Are Americans rejecting capitalism or just big business?

With the 2026 primary season now wrapping up, socialism and democratic socialism are increasingly part of the political conversation.

Sep 15 • 3:18 PM EDT • Business • wgme.com

Fact Check Team: Are Americans rejecting capitalism or just big business?

With the 2026 primary season now wrapping up, socialism and democratic socialism are increasingly part of the political conversation.

Sep 15 • 3:18 PM EDT • Business • komonews.com

Fact Check Team: Are Americans rejecting capitalism or just big business?

With the 2026 primary season now wrapping up, socialism and democratic socialism are increasingly part of the political conversation.

Sep 15 • 3:18 PM EDT • Business • mynews4.com

Whoever Put Together The Kingdom Hearts Fortnite Trailer Knows Ball

I am not immune to propaganda, especially if it comes wrapped in Hikaru Utada's 'Sanctuary'

Sep 15 • 1:30 PM EDT • Technology • kotaku.com

Rivals dominate OneFootball's BR26 round 27 XI, watch 📹

With another Brasileirão round wrapped up, it’s now time for the OneFootball Team of the Week!League leaders Flamengo are included, but it wasn’t the Rubro-Negro who dominated our selection, whic...

Sep 15 • 8:48 AM EDT • Sports • sports.yahoo.com

Rebels in the Pros: NFL Week 1

Football is in full swing now, but somehow the fall weather is lagging behind, by a lot. The college football season just wrapped up its official week two and the NFL is now fully underway after wrapping up a high scoring week one. A few weeks ago we ran through the league to see where […]

Sep 15 • 8:10 AM EDT • Sports • sports.yahoo.com

Indiana Preparing To Wrap Non-Conference Play With Western Kentucky

Indiana has been dominant in its first two games at home and more of that is expected this weekend as the Hoosiers host Western Kentucky.

Sep 14 • 7:33 PM EDT • Sports • sports.yahoo.com

Could Rangers Series Win Over D-backs Spark Something Bigger?

The Texas Rangers wrapped up a series win against a solid Arizona Diamondbacks team at Chase Field over the weekend in Phoenix

Sep 14 • 10:08 AM EDT • Sports • sports.yahoo.com

Jack’s Daily: Blackhawks Battle Blues; Byram Talk; Stenberg Scores Two

The Chicago Blackhawks three-day Rookie Camp is officially a wrap, and now it’s time to begin the two-game prospect showcase […] The post Jack’s Daily: Blackhawks Battle Blues; Byram Talk; Stenberg Scores Two appeared first on Chicago Hockey Now.

Sep 14 • 10:08 AM EDT • Sports • sports.yahoo.com

Crystal Palace 2-3 Ipswich

Followed by poor defending, leaving players unmarked in the box, it was too easy for Ipswich to score. However, we made it hard for ourselves by not wrapping up the game with the five or six chances we had early in the second half when we continued to dominate.

Sep 14 • 6:01 AM EDT • Sports • sports.yahoo.com

Focus on agentic commerce as customer data science firm dunnhumby wraps Retail Innovation Forum USA

dunnhumby held its annual Retail Innovation Forum in Bentonville, Arkansas, USA last week, bringing together retailers, brands, technology leaders, scale-ups, startups and investors. In a LinkedIn post, Dave Clements, Chief Strategy Officer at dunnhumby, said: "In many ways an eclectic group to

Sep 14 • 12:57 AM EDT • Science • retailtechinnovationhub.com

'99 Quna Festival' Wraps Up as Qunabox's Physical AI Entertainment Debut Draws Crowds, Giving Its Second Growth Curve Early Market Validation

SHANGHAI, Sept. 14, 2026 /PRNewswire/ -- '99 Quna Festival' Wraps Up as Qunabox's Physical AI Entertainment Debut Draws Crowds, Giving Its Second Growth Curve Early Market Validation

Sep 13 • 10:08 PM EDT • Entertainment • en.prnasia.com

'99 Quna Festival' Wraps Up as Qunabox's Physical AI Entertainment Debut Draws Crowds, Giving Its Second Growth Curve Early Market Validation

/PRNewswire/ -- Qunabox Group's "99 Quna Festival" drew to a close on the evening of Sept. 13, when the last AI interactive terminal in Shanghai shut down its...

Sep 13 • 10:08 PM EDT • Entertainment • prnewswire.com

Wrapping up the Bengals' season-opening win over the Buccaneers

Enquirer beat reporter Kelsey Conway wraps up the Bengals' win over the Buccaneers on Sunday, Sept. 13.

Sep 13 • 5:58 PM EDT • Sports • sports.yahoo.com

6 Healthy, High-Protein Spreads That Aren’t Peanut Butter, Recommended by Dietitians

Add these dietitian-approved high-protein spreads to sandwiches, wraps and more.

Sep 13 • 7:00 AM EDT • Health • today.com

Trump turns to golf, family business on Irish visit's second day

Donald Trump turns his focus Sunday to golf and promoting his business interests, as he wraps up a two-day Ireland visit so far marked by his off-the-cuff diplomacy causing another stir.

Sep 12 • 9:26 PM EDT • Business • rfi.fr

Trump turns to golf, family business on Irish visit's second day

Donald Trump turns his focus Sunday to golf and promoting his business interests, as he wraps up a two-day Ireland visit so far marked by his off-the-cuff diplomacy causing another stir.

Sep 12 • 9:25 PM EDT • Business • france24.com

Trump turns to golf, family business on Irish visit's second day

Donald Trump turns his focus Sunday to golf and promoting his business interests, as he wraps up a two-day Ireland visit so far marked by his off-the-cuff diplomacy causing another stir.The American l...

Sep 12 • 9:24 PM EDT • Business • yahoo.com

Pensacola area Week 4 final scores

Week 4 of high school football has wrapped up. See the final scores and what is next for Pensacola area teams.

Sep 12 • 12:24 AM EDT • Sports • sports.yahoo.com

Venice Film Festival ends with Golden Lion at stake after ‘NAZA’ draws record ovation

The 83rd Venice Film Festival wraps up Saturday with the jury awards, including the Golden Lion.

Sep 12 • 12:01 AM EDT • Entertainment • seattletimes.com

Venice Film Festival ends with Golden Lion at stake after 'NAZA' draws record ovation

The 83rd Venice Film Festival wraps up Saturday with the jury awards, including the Golden Lion | WBBM Newsradio 780 AM & 105.9 FM

Sep 12 • 12:00 AM EDT • Entertainment • audacy.com

Venice Film Festival ends with Golden Lion at stake after 'NAZA' draws record ovation

The 83rd Venice Film Festival wraps up Saturday with the jury awards, including the Golden Lion | Talk 1370

Sep 12 • 12:00 AM EDT • Entertainment • audacy.com

Why Science and Education Videos Are Thriving on YouTube

From deep-dive science explainers to optimistic experiments, creators are proving there’s an audience for STEM content beyond the classroom

Sep 11 • 9:00 AM EDT • Science • thewrap.com

Trump’s Grand Midterm Convention Finale: ‘I’m a Little Bit Tired of Politics’

The president made clear as his midterm convention wrapped up that he wants to carry his party through a tough midterms. He just won’t go too far out of his way to do it.

Sep 11 • 1:40 AM EDT • Politics • nytimes.com

20,000 attend first-ever GOP midterm convention in Dallas

The first-ever midterm convention wrapped up with 20,000 attendees gathering for the two-day event.

Sep 10 • 10:49 PM EDT • Politics • winknews.com

Postpartum politics: What it means to run for government as a new mum

Victorian Greens candidates Nina Crawley and Lini Fernando reflect on their experiences running a political campaign just months after giving birth. From the challenges and compromises to the support networks that wrapped around them, and why showing up vulnerably in public space matters. Subscribe In 2024, when my second child was four months old, I decided to run for local government. Fast forward two years, I am again four months postpartum, with my third child, and this time running in the state election. But this time has hit differently. Going through pregnancy, birth and postpartum while being a political candidate has had a more profound and personal impact than I ever expected. I reached out to my fellow Greens candidate for the state election, Lini Fernando, who gave birth 20 days before me, and her experience closely mirrored mine. Postpartum has its own unique challenges that we’ve not seen reflected in stories about women running for office. When people discuss the “juggle”, they’re usually talking about the practical mechanics of looking after small children - childcare arrangements, pumping schedules and logistics. As mums of multiple children, we were both aware of the logistical changes and difficulties that accompany giving birth and the months after. We assumed that combining this with running for election would be hard, but that we could organise our way out of any problems. What neither of us anticipated was the intense vulnerability that comes with putting yourself into the spotlight of a state election campaign at a time when you are physically exhausted and navigating things like breastfeeding and feeling like a stranger in your own body. There have been challenges that neither of us anticipated. Firstly, needing to buy new clothes because the supportive leggings that are a staple of the postpartum wardrobe weren’t going to cut it for community events. Lini held her first fundraiser - a trivia night - just three weeks postpartum. A business-casual wardrobe, several sizes bigger than pre-baby, was needed, and fast. As women, how we look is closely scrutinised, and the internalised fatphobia is loud. We are conditioned from our earliest days to believe that our appearance is tied to our worth, and taught how we are allowed to show up in public. Women who dare to put themselves into the spotlight also receive more abuse than their male counterparts, including criticism of their appearance. To stand in front of members of your community and try to convince them that you’re the best person to represent them in parliament is a challenge in and of itself. To do it with leaking breasts, a pelvic floor that could betray you at the first sign of a sneeze, a body that still feels unfamiliar, and with half your hair falling out (hello postpartum hair loss!) is another thing altogether. It requires courage, allowing yourself the grace to be vulnerable in public, and the belief that showing up, however imperfectly, matters. And the vulnerability isn’t just physical; it also includes factors like having to ask a campaign team to accommodate the realities of having a baby. Asking for help is hard, and it’s a skill that both new parents and hopeful political candidates need to become comfortable with. Parents understand the disappointment that comes when a call for help or connection is rebuffed, like a friend cancelling a much-needed coffee. That rejection is amplified for political candidates calling dozens of people each week. Many people don’t realise running for Parliament, when you aren’t the incumbent, is a volunteer role supported largely by other volunteers who have to squeeze volunteering in around their paid work. Calls need to be made and meetings held after work hours - usually during “witching hour” (5-8 pm), that special time of night when babies cry for no reason. I found that I was struggling to make these commitments, or having to tap out and ask for them to be rearranged. When I spoke to Lini, we realised that she had had a similar experience, this push-pull of being the candidate and wanting to show our faces at meetings and help recruit new volunteers at ‘calling parties’, but also being the only people who could settle our newborns. Sometimes we could merge the two worlds; Lini and I realised that we had both attended 7:30pm meetings online, sitting in a dark room, struggling though breastfeeding and settling our babies. Although we’re both committed to breaking the stigma around breastfeeding, it can be hard to keep your composure while trying to feed a young baby as they try to latch, spew and fuss. Ultimately, Lini and I agreed that showing up vulnerably in public space matters. Leaders should possess empathy and understanding for those who feel raw and in transition; from the dad who just got evicted to the teen who acquired a disability - anyone who feels they aren’t the version of themselves they expected right now. The patriarchy tries to tell us otherwise, but women shouldn’t have to wait until they’re ‘recovered’, no longer vulnerable, before they feel entitled to participate in public life. In fact, we could all benefit from our leaders being a little more vulnerable. *This piece was cowritten, but has been presented in the first person for the sake of style. About the authors Nina Crawley is former teacher and community organiser who now works in human rights and inequality advocacy for a non-profit. She’s a mother of three keen to get back to running as soon as her pelvic floor allows! She’s contesting the seat of Ivanhoe for the Greens in this year’s state election. Lini Fernando is a lawyer working in diverse areas of law including anti corruption and public law. She’s a mother of two and a gardening and good policy enthusiast. She is currently contesting the seat of Croydon for the Greens in this year’s state election. Thanks for reading Cheek Media Co. ! This post is public so feel free to share it. Share

Sep 10 • 10:31 PM EDT • Politics • cheekmedia.substack.com

Cosm opens immersive sports-watching venue with stadium-sized ambitions in Detroit

The 70,000-square-foot, three-level facility features “Shared Reality” technology — a high-resolution, wraparound display system designed to simulate courtside or front-row stadium sightlines.

Sep 10 • 8:06 AM EDT • Business • crainsdetroit.com

‘Trump-a-palooza’ aims to energize Republican base

Republicans gathered Wednesday night in Dallas for the first-ever Republican midterm convention, an event designed to energize voters, raise money and highlight key Republican candidates ahead of the November election. CNN’s Alayna Treene takes us through the key moments.

Sep 9 • 8:00 PM EDT • Politics • cnn.com