SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " odd " 2,032 found 🔀 AI-powered Shuffle
Vermont apple growers turn to precision science to combat orchard pests
Orchards across Vermont are reporting a strong apple crop this season, but growers say producing pie-ready fruit takes modern science and meticulous pest management alongside favorable weather.
Week 4 Odds: Steelers open as slim favorites vs. Browns
The Steelers have a lot to prove in their upcoming primetime game.
Baker Mayfield expected to miss several weeks
Bucs head coach Todd Bowles expects QB Baker Mayfield to be sidelined three weeks
Kierra M with the latest in entertainment headlines
Family members of Chadwick Boseman are said to be at odds over a documentary.
Why the Boston Red Sox will win the World Series
The Boston Red Sox are going to win the 2026 World Series. That’s right—the whole shebang, the Fall Classic, the big one, the World Series. Vegas, if you’re into that kind of thing, has the odds at about 14-1. Vegas is famously wrong, however, and I’m here to tell you that the odds are 100%. […]
Democrats Keep Coming to South Carolina to Stump for Midterm Candidates. It's All About 2028
COLUMBIA, S.C. (AP) — On paper, South Carolina might be an odd place for Democrats to converge to campaign for midterm candidates. Republicans dominate state politics, and there's slim chance of that changing this year. But South Carolina is also the first state in Democrats' next presidential ...
Browns vs. Steelers odds: Opening lines for Week 4 matchup
After winning two straight games, are the Browns favorites to beat the Steelers?
Lions vs. Panthers odds: Opening lines for Week 4 matchup
Checking in on the opening betting odds for the Week 4 matchup between the Detroit Lions and Carolina Panthers on “Sunday Night Football”.
The Xbox Series X Can Now Play PlayStation 5 Games - Here's How
A modder named Devran Cosmo Uenal has created a special port of the KytyPS5 emulator for Xbox Series X, allowing some PS5 games to be played on the console.
Hyperbolic wave attractors could power next-generation optical chips
Scientists found a way to stop light and sound waves from scattering chaotically inside complex, oddly shaped spaces.
Commanders vs. Colts odds: Opening lines for Week 4 matchup
The Commanders are underdogs in London
Cardinals vs. Giants odds: Opening lines for Week 4 matchup
Cardinals open as slight underdogs ahead of matchup with Giants.
Todd Blanche backs decision to block CNN from Air Force One
"This wasn't a one-time denial of CNN," Blanche told "This Week." "There's all kinds of times when certain reporters are not flying or are flying."
Detroit Lions vs. Carolina Panthers Point Spread Revealed
The opening point spread and betting odds have been released for the Detroit Lions' Week 4 road matchup against the Carolina Panthers.
Panthers vs. Lions odds: Opening lines for Week 4 matchup
How does FanDuel view the Carolina Panthers in Week 4?
College Football Opening Odds: Mizzou opens as a Homecoming underdog
The Tigers host a surging Florida team for its annual Homecoming festivities.
Blanche says ‘one-sided news’ is a national security issue worthy of barring press
Attorney General Todd Blanche said on Sunday that media outlets reporting “one-sided” news is a national security issue that merits a White House ban.
Modder Squeezes 74% More Performance Out of DLSS 5 on AMD Radeon in One Day
Modders working on bringing NVIDIA's DLSS 5 Neural Rendering to AMD Radeon GPUs just had their busiest day yet. The developer behind the DLSS-NR-on-AMD tool shipped two new versions within 24 hours, Alpha 0.3.3 and Alpha 0.4.0, together adding roughly 74% performance on Radeon hardware, according...
A final day at the Academy of Natural Sciences bring tears, nostalgia and disbelief
Inside the museum, a steady stream of visitors took photos, touched the skin of of a scaly anteater being circulated by educators, and guided toddlers in dinosaur costumes through exhibits.
Brokering a detente between business and Democrats in Olympia
Former Gov. Christine Gregoire and state Sen. Jamie Pedersen, both Democrats, have been at odds on tax policy. They may have found a stable middle ground.
Cardinals vs 49ers Prediction, Pick, Odds for NFL Week 3
If you want more Action Network content, be sure to add us as a preferred source on Google. The Arizona Cardinals (1-1) and San Francisco 49ers (2-0) battle in Week
Animal Science teacher leads agriculture tour in Belgium and the Netherlands
The Niagara Career and Technical Education Center’s Animal Science teacher Todd Eick offered Orleans/Niagara BOCES students a unique adventure over the summer. He and a group of students spend eight
8 more Bills vs. Chargers predictions, scores, odds for Week 3 game
Just one NFL expert thinks the Los Angeles Chargers can escape Sunday with a win against the Buffalo Bills.
Saturday Night Open Thread: Bungling through the season
Come and join this merry band of Steelers’ faithful for some lively debate about our Steelers, good food, music, and the merits of the odd cold beverage.
'Deadliest Catch' finale reveals Todd Meadows' final call home before death
"Deadliest Catch" is revealing the events that led to the death of one of its stars, Todd Meadows.
Todd Meadows' death chronicled in harrowing 'Deadliest Catch' episode
"Deadliest Catch" is revealing the events that led to the death of one of its stars, Todd Meadows.
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Lula bans fixed-odds sports betting a week before Brazilian elections
President’s ‘hard, drastic and necessary measure’, likely to attract widespread public support, polls suggest
New $55 Kalshi referral code “OREGONLIVE55” updated for politics and Friday MLB live odds
The Kalshi referral code OREGONLIVE55 now carries its $55 bonus to every Kalshi market—deposit $25, trade $80 on Mariners–Astros, Dodgers–Padres and Senate odds.
Who Needs to Step Up Without Buccaneers' Top Rookies?
The Tampa Bay Buccaneers will be without Josiah Trotter and Rueben Bain Jr. in Sunday's pivotal home matchup. With these rookies sidelined, who will pick up the slack for head coach Todd Bowles' unit.
Who Needs to Step Up Without Buccaneers' Top Rookies?
The Tampa Bay Buccaneers will be without Josiah Trotter and Rueben Bain Jr. in Sunday's pivotal home matchup. With these rookies sidelined, who will pick up the slack for head coach Todd Bowles' unit.
Secret Lair Commander Deck: Odds and Ends Decklist
Even the odds (even if those odds are oddly uneven) with Secret Lair Commander Deck: Odds and Ends and The Oddlands—available on September 28, 2026!
UCF Hosts TCU: How To Watch, Stats, Betting Odds, Storyline
The Knights clash with the Horned Frogs in a high-stakes Big 12 showdown at the Bounce House.
Senate approves legislation targeted at pilot, air traffic control mental health guidance
The Senate passed two bills Thursday aimed at removing barriers for pilots and air traffic controllers seeking mental health treatment, as well as reduce stigma surrounding the conditions. Sponsore…
Insane $300+ Reprint Value Secret Lair Precon Release Date Seemingly Revealed
Thanks to a Chaos Vault email that appeared earlier today, Secret Lair's Odds and Ends release date has almost certainly been confirmed.
Several Final Fantasy XIV Modding Communities Have Banned Popular NSFW Modder
The bans came after modder Noffletoff was credibly accused of participating in graphic discussions of illegal content
Alex DeBrincat’s Fight Earns Strong Response From Todd McLellan
Todd McLellan called Alex DeBrincat’s fight against Buffalo a sign of leadership as Detroit pushes for a tougher team identity.
KPMG is channelling Silicon Valley to help avoid Big Four bureaucracy
The Big Four firm wants to build a "Silicon Valley incubator within the walls of KPMG," Todd Lohr, its AI chief, said.
Trump’s odd midterm strategy: Give voters the opposite of what they want
There’s a simple way to understand Republicans’ apparent plight ahead of the midterm elections.
Florida Men’s Basketball Opens Practice with Unfinished Business
Gator Boys are back – almost. Men’s basketball officially kicks off its season in November, but the SEC regular-season champions started practice Monday. After a disappointing end in Florida’s pursuit of back-to-back national titles last season, coach Todd Golden and the team are coming into the season with a mindset to finish the job. “You […]
'Forgotten Island' review: DreamWorks delivers an epic adventure for weirdos
Plus, Dave Franco in the oddball role he was born to play.
Lock In On Thursday Night Football With Our Betting Preview
Thursday Night football best bets on Atlanta Falcons and Green Bay Packers plus updated odds on NFL MVP, Defensive Player of the Year and Offensive Player of the Year
UFC Veteran Encourages Gable Steveson to Leave Jon Jones
UFC veteran Matt Brown has encouraged heavyweight prospect Gable Steveson to leave Jon Jones and find someone else to coach him. Steveson was shockingly defeated by Sean Sharaf on the UFC 331 main card this past Saturday in the biggest upset in UFC history, based on the odds. Following the bout, Steveson left the cage […] The post UFC Veteran Encourages Gable Steveson to Leave Jon Jones appeared first on HEAVY.
What We Learned About College Football in Week 3
Trinidad Chambliss Vaults Up the Heisman List Chambliss finished eighth in Heisman votes in 2025, but if voting took place following the playoffs the odds are that Chambliss would have been second after Fernando Mendoza. Chambliss has picked up right where he left off, and should be the current frontrunner after another incredible display to […]
Codie Sanchez Doesn't Want to Compete With Sam Altman. She Says Founders Should Buy a Business Instead
Codie Sanchez argues that buying a proven small business can offer better odds, existing demand, and greater control than starting one from scratch.
Chelsea have entered the realm of late-stage American sports capitalism
The Blues’ lack of success was no impediment to Todd Boehly and Mark Walter recouping profits from the club’s sale. That’s how things work in the US
Todd McLellan Makes His Expectations Clear for Michael Brandsegg-Nygård
Todd McLellan expects Michael Brandsegg-Nygård to make Detroit after the prospect posted two goals and eight hits versus Pittsburgh.
Groups Have LOTTs of Fun Visiting Downtown Olympia’s WET Science Center
When you’re a kid, nothing is more exciting than school field trip days. And if you were a kid in Thurston County, odds are the convoy of school buses dropped you outside the LOTT Clean Water Alliance’s WET Science Center in downtown Olympia.
The Athletic Gives Red Wings Just 26% Playoff Odds
The Athletic put a hard number on Detroit's playoff chances, with and without Dylan Larkin. #RedWings
Florida's College Football Playoff Odds Skyrocket After 3-0 Start
Surging metrics give the Gators a fighting chance in a crowded SEC. With a crucial Ole Miss showdown looming, Gainesville braces for a gauntlet that could define their season.
College Football Playoff odds entering Week 4: Texas begins gauntlet
A loaded Week 4 slate of games could drastically shake up the CFP landscape.
Ravens vs. Cowboys odds: Opening lines for Week 3 matchup
The Ravens enter Week 3 as three-point favorites against the Cowboys.
Rams-Broncos opening odds Week 3
If you are thinking about betting in Week 3 of the NFL season, check out FanDuel!
Phillies Relievers Respond To Don Mattingly’s Confounding Bullpen Management
The Philadelphia Phillies’ bullpen offered a response on the interim manager’s odd decision to put extra wear on their arms.
How lip-syncing to AI let Forced Entertainment ‘play the game of theatre’
Today we have a fascinating piece by long-time Forced Entertainment fan Ben Kulvichit, speaking to Tim Etchells about their latest show Cold Sweat, how they are integrating lip-sync and AI voices into their work, the question of ‘authenticity’ on stage, and how lip-sync has even opened the door for them to make “something a little bit like drama”. This piece is a paid partnership with the Southbank Centre, where you can see Cold Sweat next month – we’re very grateful to the Southbank Centre for their ongoing support for Exeunt. Holly Williams ‘It was immediately interesting and uncanny’ **By Ben Kulvichit** “Is the microphone on?” So goes one of the opening lines of Signal to Noise, delivered by a human performer lip-syncing to an AI-generated voice. The voice is American, cheery but sluggish, slowed down into a gelatinous drawl. It repeats ad infinitum in a farce of stuckness; an answer never materialises. I find myself asking the same question as I hop on a Google Meet call with Tim Etchells, the artistic director of Forced Entertainment. We spend five or ten minutes frowning at each other, muting and unmuting, me gesticulating in semaphore into my webcam, checking if I am coming through now, restarting the laptop. To Etchells, I appear exaggeratedly mouthing words, my voice missing. In this gloopy purgatory of broken communication, life imitates art imitates life imitates art. We try a Zoom instead. Forced Entertainment, the pioneering British theatre company who have been at the avant-garde of performance since the 1980s, turned an interesting artistic corner with Signal to Noise, created on the occasion of their 40th anniversary. The whole performance employed this lip-sync technique to AI voices; on the face of it a left-field move from a company whose identity has long been grounded in the earthy, immediate presences of its performers and its unassuming, low-tech approach to theatricality. The technique, however, turned out to provide the company with a “rich new seam” of artistic enquiry, and has now spawned a trilogy of works. The second instalment, Cold Sweat, plays at Sheffield Theatres, Southbank Centre, and Lancaster Arts in October, while the third part, Everything Must Go, has been touring in Europe and is slated to come to the UK in 2027. As is often the case with Forced Entertainment shows, the main conceit for this work didn’t arrive until quite late. They were “four or five weeks into rehearsals for Signal to Noise,” Etchells recalls, and getting nowhere. Away from rehearsals, he had been playing around with feeding “weird texts” to AI voices to see how they would cope with them – “basically for my own amusement” – and was compelled by the uniformly “serviceable, benign, good-natured” tone they would read in, no matter how poetic, fractured or experimental the writing. On a hunch, he brought some examples into rehearsals and the performers gave lip-syncing a go. “It was immediately interesting and uncanny,” he recalls, with the performers having to deal in the moment with the problem of mapping themselves onto another artificial ‘performer,’ which itself was dealing with the problem of a very human text. “Almost all the writing for these projects would be useless to us unless it was done in this way,” says Etchells. “We wouldn’t know what to do with it. It’s too poetic. It’s too fictional. It’s too tangled.” But exploring lip-syncing along to the text has opened “an enormous reservoir of ways of thinking about writing and performing.” Subscribe to Exeunt, and get two in-depth pieces on theatre a week, direct to your inbox Subscribe Forced Entertainment have long been sifting through the detritus of popular culture, from daytime TV to end-of-the-pier vaudeville, magic acts and clown shows, to find frameworks for their own unusual entertainments. Lip-syncing, then, makes sense for them to experiment with. As a mode of performance, it’s wired into popular consciousness through pop stars trying to convince stadium audiences of their liveness, or those same voices as channeled through the made-up lips of contestants on RuPaul’s Drag Race, or movie dialogue spreading virally through the host bodies of TikTok users. For Etchells, lip-syncing is often about “approaching real voices and trying to take on their aura,” subsuming that original human presence into yours. “There’s a very basic, elemental sort of theatre magic to it, produced in this very easy way.” This broad approach resonates with instances of lip-syncing within contemporary performance, too. In works like Re-Member Me and Showmanism, performance artist Dickie Beau acts as a kind of spirit medium for archival recordings (this process of re-membering – as in, giving corporeal form to voices – relies on his masterfully precise actor’s technique), while Frankie Thompson is similarly possessed by a host of characters ranging from a nine-year-old Jacob Rees-Mogg to Cliff Richards, all of whom she finds compellingly nauseating, in the exorcism ritual that is her latest show, Horrible Things. What’s different about Forced Entertainment’s use of lip-syncing is that here, there is no original presence to be channeled. The performers are instead taking on what Etchells describes as “the voices of nobody,” or rather the “phantasmic, aggregated echoes” of the many many voices on whose data the AI has been trained, and which are now conjuring into existence words they never actually said. There is a sort of mournful, empty quality to these voices, having “washed up” far away from the people they originally belonged to, to find themselves in stranger’s mouths listing objects, wondering if anyone can hear them and glitching in interminable loops. There is a cold, sad anonymity to it all. Etchells remarks that occasionally the software company he used has notified him that particular people are withdrawing their voices from the platform, instructing him to cease use of those voices. Using these technologies in performance certainly brings up ethical questions around digital rights, consent, identity and ownership, although in the grand scheme of things, Etchells is fairly blasé about it: of all the purposes someone’s voice might be put to without their knowledge, “an avant-garde performance is probably the least of their worries.” [ ](https://exeuntmagazine.substack.com/p/frankie-thompson-horrible-things-essay-mental-health-compulsive-behaviours-pleasance-courtyard-soho-theatre) [ Frankie Thompson: How I manage my own ‘horrible things’ at the Edinburgh Fringe ](https://exeuntmagazine.substack.com/p/frankie-thompson-horrible-things-essay-mental-health-compulsive-behaviours-pleasance-courtyard-soho-theatre) Exeunt · Aug 25 [ Read full story ](https://exeuntmagazine.substack.com/p/frankie-thompson-horrible-things-essay-mental-health-compulsive-behaviours-pleasance-courtyard-soho-theatre) For the performers, though, lip-syncing to these strange, artificial voices is an odd task, requiring them to bend their live, human presence into the shapes produced by machines. Politically, it mirrors processes that are already at play in the continued computational automation of human life. Etchells brings up James Bridle’s writings on new technologies as a reference point: one example Bridle gives is of “chaotic storage”, a logistics technique employed by Amazon fulfilment centres whereby items are stored not according to traditional methods of categorisation or alphabetisation, but in a way that an algorithm determines to produce the most efficient routes for ‘picking’ based on customer purchase patterns. This appears completely random and incomprehensible to humans, with paddling pools sitting next to USB sticks sitting next to blowtorches, and so for the warehouse workers, the process of picking items becomes completely reliant on technology which tells them where to go. Our world is increasingly being designed not with humans in mind, but rather machines. As Etchells puts it, “technology malforms the space, and then you end up having to live in it.” Initially, Forced Entertainment tried their best to live in the world of machines: “I was in the it’s-got-to-be-perfect school of lip-sync,” says Etchells. But with their aesthetic being so tied to the failing act, the slipping mask, the shoddy costume, “it’s no surprise really that that didn’t last.” Instead, the performers got to enjoy being late for a line, or playing games with each other, “stealing” each other’s voices. Etchells compares it to the principles of ventriloquism, in which a free-floating voice unattached to a body is fundamentally discomforting and “sort of traumatic”. That discomfort is equally as alluring to Forced Entertainment as the satisfaction of precision, the pretence of authenticity only interesting if shown to be a pretence. Lip-sync has also opened up new avenues for the company. Having been allergic all their lives to Plays-with-a-capital-P, with Cold Sweat Forced Entertainment find themselves approaching something a little bit like drama. Rather than the presentational arena of Signal to Noise’s open white stage, Cold Sweat places us more decisively in a “fictional locale”: what appears to be “the aftermath of some disastrous party or backyard drinking binge” where three figures – family members, or neighbours, perhaps – are the last ones standing. “It’s all quite acrimonious and accusatory, everyone’s talking over each other.” For Etchells, this more fictional mode is “a door that we’ve never been able to open. We’ve just never really gone there.” Perhaps it is the technique of lip-syncing, an extra buffer of mediation, that allows them to venture away from the here-and-now without feeling that they have to commit to the “psychological claptrap” that comes along with acting; to be able to “play the game of theatre, without getting one’s hands too dirty.” As I wonder how else the impulses behind Forced Entertainment’s work have changed over time, it occurs to me that over the last ten years of new creations, with the exception of If All Else Fails, the company’s performers haven’t ever spoken on stage: there were two shows without any language at all, Out of Order and Under Bright Light, and then this trilogy of lip-sync works. Etchells agrees it’s a shift away from earlier productions, that were so often about “the actual voices of the performers and their actual presences. We had a lot of money, in some ways, on an authentic approach to what it might mean to speak on the stage.” But this sense of authentic presence itself had a fakeness to it; these days, Etchells can’t stand that mode of being onstage where performers “are here to be cheeky and witty versions of themselves. I don’t want to be charmed.” Pulling back into a more anonymous space has resulted in works that feel slightly sharper-edged, more brutal in a way. “All of these shows are post-Brexit, post-Trump, post-truth, post-everything,” Etchells notes. Speech, charisma, authenticity – these things feel politically loaded, and perhaps warmth and openness just don’t feel like the right tools to reflect the world we’re living in. “It feels like the space is closing down, and we’re trying to deal with the fact that the system, the structure that you’re in, is more oppressive and more powerful. It probably always was, but I think we’re just more tuned to it now.” Yet even without their voices, the performers’ distinctive presences – ones that many audiences have followed around for years, if not decades – still, inevitably, shine through as they physically navigate whatever unending task the system of the piece has set for them. They’re still trying to keep up with the onslaught of text, still running about, changing costumes, moving stuff around. The human is always stuck in the teeth of the machine, jamming the smooth, frictionless cheeriness of the not-real, gesticulating silently, trying desperately to communicate. Cold Sweat is at Sheffield Theatres, 2 to 3 October; Southbank Centre, London, 9 to 10 October; Lancaster Arts, 14 October [ ](https://exeuntmagazine.substack.com/p/exeunt-recommends-the-best-autumn-theatre-2026-lives-of-others-standard-of-living-our-friends-in-the-north-lanny-) [ Exeunt recommends... the best autumn theatre ](https://exeuntmagazine.substack.com/p/exeunt-recommends-the-best-autumn-theatre-2026-lives-of-others-standard-of-living-our-friends-in-the-north-lanny-) Exeunt · Sep 16 [ Read full story ](https://exeuntmagazine.substack.com/p/exeunt-recommends-the-best-autumn-theatre-2026-lives-of-others-standard-of-living-our-friends-in-the-north-lanny-) This piece was paid for by the Southbank Centre. Such support helps Exeunt to keep publishing the most interesting writing, about the most exciting theatre. Interested in partnering with Exeunt? Visit our Advertise with Exeunt page, where you can get more information, download an advertising pack, and find our contact details.
Vikings’ 2-0 Start Sparks Candid Thoughts From Adam Thielen
Two games against NFC North rivals and the Minnesota Vikings are off to a 2-0 start after wins over the Green Bay Packers and Chicago Bears. Moreover, the team could reach 3-0 as they face the 0-2 Tampa Bay Buccaneers in Week 3. Nonetheless, with a 2-0 start that gives the Vikings good odds of […] The post Vikings’ 2-0 Start Sparks Candid Thoughts From Adam Thielen appeared first on HEAVY.
Jon Jones Reveals Decision to Take Gable Steveson Backstage
UFC legend Jon Jones revealed it was his decision to take Gable Steveson backstage instead of waiting for Sean Sharaf’s hand to be raised. In the biggest upset in UFC history, according to the betting odds, Steveson was brutally knocked out as a -2500 betting favorite in just 12 seconds by Sharaf on the UFC […] The post Jon Jones Reveals Decision to Take Gable Steveson Backstage appeared first on HEAVY.
Steelers vs. Bengals: Opening odds for Week 3 matchup
Opening odds, over under total, and moneyline for the Steelers vs. Bengals Week 3 matchup.
Patriots projected to drop Week 3 game in Jacksonville
Odds, spread and betting information for NFL Week 3.
Steelers Open as Home Underdogs vs. Bengals in Week 3
The oddsmakers seem to believe the Pittsburgh Steelers will have a losing record by the end of Week 3.
The colorectal cancer screening number health plans have never been scored on
Follow-up colonoscopy rates after a positive stool-based test range from 24-75%, according to NCQA. Same test, same result, very different odds that the
Rockstar Games' New Modding Policy Crushes Influencers' Dreams for Monetized GTA 6 RP Servers
Rockstar Games has outlined its policy for modding ahead of Grand Theft Auto 6's release, and it may crush the dreams of some would-be entrepreneurs.
Latest Ripley book has future flow and a lot of oddities
Annual publication is produced in Orlando
Titans vs. Giants odds: Opening lines for Week 3 matchup
Any chance you are putting money on the Titans this week?
Seahawks vs. Commanders odds: Opening lines for Week 3 matchup
The Seahawks took care of business against the Cardinals, and are huge road favorites against the 0-2 Commanders.
Arnold Schwarzenegger’s 20 best roles, ranked
From unstoppable cyborgs to lovable oddballs, these are the best performances of Arnie’s more than 50-year acting career.
"Toddler Rave": Behind the EDM show for all ages
Picture this: A concert venue filled with glow sticks, dance beats — and tiny hands in the air.
Lions vs. Jets odds: Opening lines for Week 3 matchup
Checking in on the opening betting odds for Week 3 matchup between the Detroit Lions and New York Jets.
Bengals vs. Steelers odds: Opening lines for Week 3 matchup
The Bengals are opening as 3.5-point favorites in Pittsburgh.
Giants vs. Rams: Game time, TV channel, streaming, odds
New York looking for first 2-0 start since 2022.
Chelsea Stake To Clearlake
Santa Monica-based private equity firm Clearlake Capital Group has taken full control of Chelsea FC after buying Mark Walter and Todd Boehly’s minority
Jaguars vs. Patriots odds: Opening lines for Week 3 matchup
Sportsbooks expect the Jaguars to bounce back in Week 3.
Browns vs. Panthers odds: Opening lines for Week 3 matchup
Is Cleveland a home favorite after getting their first win? Let’s see what the odds say.
Panthers vs. Browns odds: Opening lines for Week 3 matchup
Where does FanDuel put the Carolina Panthers against the Cleveland Browns next week?
Cardinals vs. 49ers odds: Opening lines for Week 3 matchup
Arizona Cardinals are two score underdogs on the road in week three.
Packers vs. Falcons odds: Opening lines for Week 3 matchup
The Packers are favored by nearly a touchdown heading towards a Thursday Night Football matchup.
Road Sweep Comes with Bright Spot For A's Future
Jack Perkins provided an on-the-field positive for the franchise, while another losing season has provided them the odds to land the No. 1 pick in next year's draft.
Todd McLellan Rips Red Wings Veterans After Embarrassing Camp Finale
Todd McLellan sharply criticized Red Wings veterans after Detroit’s final training-camp session, saying the kids out-executed them by a wide margin.
Betting odds released for Nebraska vs. Michigan State Matchup
College Football can be odd. Nebraska handled the non-conference portion of their schedule, toppling the North Dakota Fighting Hawks 34-7 Saturday night. It was a game that could have been more lopsided, but Matt Rhule elected to have TJ Lateef and even Danny Kaelin see some action. Nebraska scored in every quarter, and only allowed […]
Dolly Parton Gave Miley Cyrus This Key Advice After Watching Her Goddaughter Cry On Stage
Dolly offered advice to Miley on how to balance life on and off the stage.
Todd McLellan Challenges Lucas Raymond
Todd McLellan wants Red Wings star Lucas Raymond to shoot more, challenging the talented winger to become a greater scoring threat.
Jaguars vs Broncos: How to Watch Week 2
Game time, TV/radio schedule, betting odds, and more for Jaguars vs Broncos in Week 2.
Panthers vs Falcons: Round table predictions, odds, and Atlanta Bryce
This week should be different.
Steelers vs Patriots live updates: TV info, live stream, odds for Week 2 game
Pittsburgh stole a 21-14 victory against the Patriots a year ago by generating five turnovers against quarterback Drake Maye and Co.
Todd McLellan Reveals Plan to Replace Kane
Todd McLellan explained why Andrew Copp and Alex DeBrincat are central to the Detroit Red Wings’ plan to replace Patrick Kane.
Apple Watch Series 12 and Ultra 4 missing one health-focused feature
Well, this is odd. The handwashing timer feature is currently absent from the new Apple Watch Series 12 and Ultra...
Saturday Night Open Thread: Can’t Stand *Pats
Come and join this merry band of Steelers’ faithful for some lively debate about our Steelers, good food, music, and the merits of the odd cold beverage.
The Worst Seed The Cubs Can Get In The Postseason
A three-way deadlock atop the Wild Card standings forces Chicago into a high-stakes sprint. With postseason odds secured, the North Siders must now battle for crucial seeding.
Buccaneers Battle Browns With Season at Early Crossroads
Buccaneers look to bounce back against the Browns and avoid their first 0-2 start under Todd Bowles.
Northwestern vs. Colorado: How to Watch, Odds and Injury Report
Here's everything you need to know before the Northwestern Wildcats take on the Colorado Buffaloes in their final game at Northwestern Medicine Field at Martin Stadium
Fulham vs Manchester United predictions: Premier League tips and odds
Both Fulham and Manchester United are already under pressure this season ahead of their meeting at Craven Cottage on Sunday (kick-off, 4.30pm), in the final Premier League fixture before the international break.
Teardown confirms US iPhone 18 Pro Max lacks Apple's C2 modem
A teardown of the iPhone 18 Pro Max has confirmed an oddity of the US-based model, in that it uses a Qualcomm modem instead of Apple's C2 chip.
Endorsement: Prop 44 uses vulnerable patients as cannon fodder
OPINION: On its surface, everything about Prop 44 on California’s November ballot looks appealing. But you don’t have to dig deep to spot the farce, the Chronicle’s editorial board writes.