SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " playing " 1,413 found 🔀 AI-powered Shuffle
Does an Arnaud Kalimuendo Loan Move Make Sense for Olympiacos?
Arnaud Kalimuendo is struggling for playing time at Nottingham Forest, and a loan move to Olympiacos could make sense in January. The two clubs share ownership.
Bruno Kramm, German Goth Musician Who Moonlighted in Politics, Dies at 58
When he wasn’t playing with the groundbreaking dark-wave band Das Ich, he was a prominent figure in his country’s fight for online free speech and digital privacy rights.
Senate Democrats block Sen. Husted-led bill on data centers, calling it ‘toothless’
The bill aims to prevent data centers from spiking local utility costs. Republicans accused Democrats of playing political games, noting the bill passed the House 417-3.
Conference League 'very winnable'
Brighton owner Tony Bloom says he is looking forward to seeing what the Seagulls can achieve after results he described as the "best in the history of the football club". In a rare interview, Bloom told BBC South East victory over Manchester United in the Carabao Cup, a 3-0 win over Premier League champions Arsenal and beating Coventry City 5-0 had boosted confidence at the club. Bloom helped transform Brighton's fortunes after he became majority shareholder in 2009, when the team were struggling in the third tier of English football and playing at a temporary ground.
Xbox’s Millennial C.E.O., Asha Sharma, Isn’t Playing Around
“I think the industry will require disruption,” said Asha Sharma, who has overseen layoffs and divested studios since inheriting Microsoft’s flailing video game division.
Andrew Garfield got ‘so scared’ playing basketball with Woody Harrelson: ‘He’s fiercely competitive’
The erstwhile Spider-Man actor “fully froze and folded” going up against the “White Men Can’t Jump” star.
Andy Reid Reveals Chiefs Starter Has Been Playing Through Injury
The Kansas City Chiefs have the No. 2 ranked overall offense in the NFL through the first three games of the season. Their rushing attack has been dominant, led by Kenneth Walker III. The passing game has been explosive at times, but inconsistent as a whole. Tight end Travis Kelce and wide receiver Rashee Rice […] The post Andy Reid Reveals Chiefs Starter Has Been Playing Through Injury appeared first on HEAVY.
Bill Nye the Science Guy is coming to Colorado in November
Bill! Bill! Bill! Bill! If that theme song just started playing in your head, you're in the right place. Bill Nye the Science Guy is coming to Colorado this
Rebels in the Pros: NFL Week 3
NFL for college football fans, particularly Ole Miss fans, isn’t all that fun when your best former players aren’t playing. Jaxson Dart is lost for the season while AJ Brown is likely over a month away from returning to a team that might need a new quarterback. Despite missing the two biggest producers in the […]
"It was kind of sad. Playing with LeBron was amazing. …
"It was kind of sad. Playing with LeBron was amazing. …
Today’s Papers – Pride and redemption as Italy bounce back
La Gazzetta dello SportRonaldo’s sunset: he finds himself on the benchFlower of ItalyAzzurri relaunch, goals and beautiful playing style in TurkeyThe revolution works. Pio and Seba Esposito together...
Dennis Haskins, 'Saved by the Bell' principal Mr. Belding, dies
Dennis Haskins, the actor best known for playing lovable principal Richard Belding on the NBC teen sitcom "Saved by the Bell," has died. He was 75.
Dennis Haskins dead: Actor known for 'Saved by the Bell' was 75
Dennis Haskins, known for playing the earnest and beloved Principal Richard Belding on 'Saved by the Bell,' has died. He was 75.
‘Saved by the Bell’ actor Dennis Haskins dies: TMZ
Dennis Haskins, the actor known for playing Principal Richard Belding in the popular sitcom “Saved by the Bell,” has died, TMZ reports. Haskins’ agent Jay Schachter reportedly confirmed the a…
Former Patriots $54.5 Million Pro Bowler Heads to NFC West
A former New England Patriots defensive end has signed with a new team, almost three seasons after last playing for the Pats The post Former Patriots $54.5 Million Pro Bowler Heads to NFC West appeared first on HEAVY.
Braves Postseason eve chat and discussion: September 28
Happy Wild Card eve to all who celebrate. How are we feeling? Firstly, a hype video for you. This year’s campaign theme and accompanying hashtag? LET IT FLY. Are you hype enough yet? Let us know the creative ways you’re playing hooky with work or school for tomorrow’s 2 pm ET contest. We can write […]
Bickley: Hungry Suns exert newfound continuity, camaraderie in 2026
They summered together in Las Vegas, Toronto and Flagstaff. But mostly, the Suns spent their offseason playing basketball in their Valley gym.
Commanders QB Jayden Daniels traveling to London, possibly playing Colts
Jayden Daniels will return to Commanders practice this week in London, though playing prospects vs. Colts are uncertain
John Cusack sets the record straight on longtime rumor he turned down starring in ‘Breaking Bad’ as Walter White
A rumor has long persisted that John Cusack passed on playing Walter White on ‘Breaking Bad,’ and the ‘Say Anything’ actor admits he had to double-check if that was the case.
Arkansas defense holds the key to 2026 SEC season
If Arkansas is not playing an elite offense, it can get work done
Roma leading Serie A in high ball recoveries
Gian Piero Gasperini can look at his Roma’s performances and see exactly what his playing style is. For long stretches of their first five league games, the Giallorossi prevented their opponents fro...
Criticised Arsenal 28yo admits he wants to earn more starts
Viktor Gyokeres has admitted he’d like to be playing more with Arsenal, but that he expects to get plenty of chances before the season is done.Photo by Carl Recine/Getty ImagesArsenal striker Viktor...
Zidane urges players to embrace challenge of playing for France
France head coach Zinedine Zidane called on his players to relish playing for the national team as his squad went through its final preparations without injured skipper Kylian Mbappé for Monday night's Nation's League tie against Belgium in Brussels.
HEALTH AND FITNESS: This is your brain on football
Football season is underway, much to the delight of professional, college and high school fans. Football has also been in the news for another more serious reason – the association with brain injury. Over the years, it has been reported that several former NFL players suffered from brain injury because of concussions sustained over years of playing. Some players have even retired early in their careers to avoid such injury. Recently reported research suggests that this brain damage may start earlier and be the result of cumulative “minor” injuries rather than a single major trauma.
Harriet Slater ready to fight in ‘Outlander: Blood of My Blood’ S2
Playing a passionate woman in 18th century Scotland in the hit prequel “Outlander: Blood of My Blood” has certainly changed Harriet Slater’s career.
West Ham "showing strong interest" in Köln defender
Having struggled to find consistent playing time at 1. FC Köln since his €8 million move from Middlesbrough in the summer of 2025, Rav van den Berg could potentially be on the move this winter.Acco...
Cowboys Heavily Impacted After Final Zay Flowers Playing Decision
The Dallas Cowboys will have to face Pro Bowl wide receiver Zay Flowers, who is active for the Baltimore Ravens on Sunday The post Cowboys Heavily Impacted After Final Zay Flowers Playing Decision appeared first on HEAVY.
Angels Make Surprise Mike Trout Decision for Final Game
Mike Trout is missing the playoffs again. The Los Angeles Angels‘ legend hasn’t played in the postseason in more than a decade. At this point, it’s not even a surprise. It’s just a bit of a bummer. But Angels fans get another bummer, too. Angels Make Surprise Mike Trout Decision Trout isn’t playing in the […] The post Angels Make Surprise Mike Trout Decision for Final Game appeared first on HEAVY.
Michigan State Spartans Football report card through four games
How is the Michigan State Football Team playing so far?
Where Republicans are playing offense ahead of the midterms
The outcome of the 2026 election will be determined primarily by how well Republicans play defense across the growing list of GOP-held House and Senate seats Democrats are targeting. But the GOP is also hoping to play offense by flipping some House and Senate seats Democrats now control.
A's Have One More Game to Play Spoiler Against Houston
In addition to playing spoiler on Sunday, the A's will have an achievement of their own worth chasing.
How playing Mahjong could improve your brain health later in life
Ocasio-Cortez downplays 2028 speculation, stresses 2026 elections
Rep. Alexandria Ocasio-Cortez said her focus is on helping Democrats win in 2026, downplaying speculation about a 2028 presidential bid.
Texts link Justin Baldoni’s crisis PR pro to 'smear' sites, complaint alleges
Top Hollywood publicist Melissa Nathan faces allegations of playing a key role in running 'smear' sites for embattled celebrities amid the Justin Baldoni legal saga. In a deposition, Nathan denied she was the mastermind behind the now-defunct stephaniejonesleaks.com.
What will make this Red Sox season a success?
A season ago, the Red Sox finished third in the American League East, winning 89 games. This season, depending on the result of a final game at Tropicana Field against the Chicago Cubs (a real sentence), the team will win 87 or 88 games. Last year, Boston was the 5-seed playing at the New York […]
I wasn't sure about Googlebooks, but after playing with two Snapdragon-powered laptops, I'm actually considering switching
The best of Android and ChromeOS, together.
Patriots Week 3 Roster Updates
The NFL season is in its third week. Everyone's favorite teams are playing, and the rosters are changing. For the New England Patriots, there are spots to fill. With all the injuries that have happened so far, someone needs to step up, and someone needs to be a backup for the backup. Who's Filling in […] The post Patriots Week 3 Roster Updates appeared first on Stadium Rant.
Oasis is playing Las Vegas in 2027 — here’s how to secure Allegiant Stadium tickets
The Las Vegas shows at Allegiant Stadium are one of only two U.S. stops on the global “Oasis Live ’27” tour.
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Why Playing Titans Made Eagles QB Jalen Hurts "Emotional"
Philadelphia’s star quarterback reflects on a hard-fought victory at Nissan Stadium, where a powerful tribute to childhood hero Steve McNair fueled an intensely personal and nostalgic performance.
Why are Northern Ireland playing Ukraine in Slovakia?
Northern Ireland will head to Slovakia to face Ukraine in the Nations League
Duo provides the Jackson Street soundtrack
Daniel Zeina and Alemayehu Gulelat play music outside Quick Pack Food Mart in Seattle's Central District on Thursday. While the instruments change day to day, here Zeina is playing a
Ben Affleck says Jennifer Garner was ‘very wise’ to turn down playing his wife in new movie
The actor joked that the decision was “probably for the best,” adding, “That lesson’s been learned.”
Voters are turning to AI on politics. Is it up to the task?
Artificial intelligence is playing a growing role in how voters get information about politics and elections, raising fresh questions about how the technology could influence the way voters stay in…
Quick hitters: O-line health, safety depth and Dan Campbell’s first days in Detroit with Glenn
Allen Park — Detroit Lions coach Dan Campbell and quarterbacks coach Mark Brunell met with the media on Friday. Here are the noteworthy items from those conversations. Healthier up front, banged up in the back It’s good news, bad news on the injury front. First, the offensive line is going to be far closer to full strength with starters Blake Miller (knee) and Christian Mahogany (hip) on track to return to the lineup. That provides stability the offense lacked against Buffalo, particularly at right tackle, where backup Larry Borom allowed 11 quarterback pressures and committed a trio of penalties. Subscribe However, with that same unit, veteran Ben Bartch (foot) is likely to miss Sunday’s matchup with the Jets. The left guard competition that’s been ongoing since May has effectively been whichever option is healthy that week. In the back end, safety Thomas Harper (ankle) is also unlikely to be available on Sunday. That leaves the team precariously thin at the position following Avonte Maddox going on injured reserve this week. Christian Izien is expected to get the start alongside Chuck Clark. “Izzy's been working a lot back there and had a full week,” Campbell said. “And he's gotten a ton of work this week, a ton of reps, full-speed reps. ‘This is what you're going to do, this is the calls’ and just dousing him with full-speed reps and he's done a good job this week.” Safety depth is the bigger concern. The team is expected to count on some combination of Jalen Mills, who signed to the practice squad on Monday, Bishop Fitzgerald, the undrafted rookie poached off the Steelers’ practice squad on Tuesday, and rookie cornerback Keith Abney, who doesn’t have experience at safety. “I'll say this about Abney, man, for a rookie, he's a pretty dang smart, conscientious, aware football player that's got a ton of room to really take off,” Campbell said. “…He's young. He's another one, he just needs reps and reps. But, if we need it, that'll be a guy who may have to go in for us.” You can check here for the full injury report, with game designations, later this afternoon. Reflecting on the past Responding to comments made by Jets coach Aaron Glenn this week, Campbell reflected on his earliest days with the Lions, before the coaching staff had been fleshed out and it was just he and Glenn at the facility working through what they wanted things to look like. “It was just he and I in the lab,” Campbell said. The coach said the two would fill the whiteboard that remains in current coordinator Kelvin Sheppard’s office top to bottom with notes about philosophy, coaching style, team identity and the type of players they wanted to target. “He looks different than me,” Campbell said. “I'm taller, I'm whatever. He's quicker. All these different things, man, but we're really the same. I mean we're so much the same. And he's the defensive version, I'm the offensive version. He was my right hand man. …It was fun, man. Those were good days.” Campbell said it was one of the best and worst days of his life when the Jets hired Glenn to be their coach. “AG means the world to me,” Campbell said. “He's one of my dearest friends because I know what he's made of. “…It's because you know you're losing a little piece of you. That's what he meant to me and to us. So, that's hard.” Traits under center A couple of weeks back, Sheppard noted that Brunell had identified Saints quarterback Tyler Shough as the best prospect at the position ahead of the 2025 draft. On Friday, Brunell confirmed his evaluation and explained what he looks for when studying a young quarterback. Here’s the full answer: “Young quarterbacks, you have to look at everything, you know? I look at guys coming out of college just like I look at any free agents that we might be looking at, or guys that we might add to our roster. Do they take care of the ball? Are they on time? How is their decision-making? How are their feet? “It's tough because you look at a college player, you don't understand what they're trying to do offensively, what their reads are, but you can identify when a guy is accurate, obviously, and when the ball's getting there on time. If there are a lot of interceptions, it raises a red flag. And I think with a lot of the spread offenses of what you're seeing, when you see a young player and they're running some pro concepts and he's having to make protection calls, and he's getting the right play out of the run game, and when there's a lot on his plate and he's executing it very well, and he's managing all of that, that really jumps out at you. It’s really hard to find. “That's one thing we saw with Luke Altmeyer. He had a lot of experience. We call it, ‘Hey, he's playing quarterback.’ And what does that mean? It's not just completing passes. It's getting guys lined up, getting the right play, getting the protection call right, just fixing some problems, being able to progress (through reads). And there's still some young guys out there that can do that at a high level, which is good to see.” Regarding Altmyer, who competed for the team’s backup job through the offseason and currently resides on the practice squad, Brunell acknowledged physical development slows once the season starts, because there aren’t reps to go around. However, there’s still extensive mental development that’s ongoing. “The key for him is approach the game as if you're the starter, mentally,” Brunell said. “And that's really all you can do. Approach the game as if you're the starter and be good in the (class)room. You come in alongside Jared (Goff), and you come in alongside Josh (Dobbs) and (do) whatever they need. And if you get an opportunity to talk to Luke, he'll tell you he does have a lot of responsibilities besides just getting donuts for us on Saturday. “For him, it's mentally staying focused, and even though there's really no chance this Sunday of him playing, he has to approach it as if he's taking the first snap and playing the whole game. So what's our game plan? What are our checks? What are we anticipating? And then during the game, we keep him involved as far as looking at coverages and pressures. And so, really, for him, it's just a mental game. And for now, that's all we can do.” Reason for more zone The Lions have significantly increased their usage of zone coverage on defense this season. I asked Campbell if that was a reaction to their personnel or driven by the focus to generate more turnovers, given it can be easier to produce interceptions when you can keep eyes on the quarterback while playing zone. “I think it was a little bit of both,” Campbell said. “We just felt like this would suit us a little bit better up to this point, and then be disruptive and get takeaways, which worked well Week 1. We had two (opportunities) last week against Buffalo we weren’t able to get, but they’re there.” I followed up by asking how much the combination of heavy blitzing with the back end playing zone has contributed to some of the early-season coverage woes, since adding extra players to the pass rush means leaving the coverage short-staffed. “I mean, it’s challenging, and that’s why a lot of the things we’ve done in zone, for the most part, have been to reduce that stress level back there,” Campbell said. “But that also requires the front getting there. And if you don’t get there, we already kind of talked about that, but there (has to be) a trust there.” The alternative, Campbell explained is sending four and it taking longer for the rush to get home, which can create different problems for a defense. “You can bleed yards,” Campbell said about the strategy. “It gets a little longer and it’s dink-and-dunk and run after catch. …So, we do what we think is right by what we feel like our personnel (does well). But also the game plan, who you’re going in to play, the matchups, their offense. “We’re not stuck on one way.” Detroit Football Network is a reader-supported publication. To receive new posts and support my work, consider becoming a free or paid subscriber. Subscribe
'We were outdoors': McInerney remembered at new Rome tennis, pickleball courts
The new tennis and pickleball courts at Franklyn's Field are officially open for playtime in Rome following a rededication to the memory of Timothy J. McInerney and everyone who grew up playing at the park.
RPattz ready for 'Primetime'
The guy who plays Batman is also playing the guy behind "To Catch a Predator"? Makes sense on some level.
Brazil play poorly, but snatch late draw with Australia
Brazil did not do well at all in its first test after the 2026 World Cup and drew 1-1 with Australia in the friendly played this Friday. Playing on Australian soil, Brazil created little throughout th...
Rocket Lab downplays importance of NASA business as it pursues Mars mission protest
Even as Rocket Lab protests a NASA Mars contract, the company is downplaying the role the agency plays in its overall business.
Ranieri: ‘Luckily’ young Italian footballers get playing outside Serie A
Italy technical director Claudio Ranieri is focused on developing young players, but insists youth coaches must be paid more and notes that, ‘luckily’, many youngsters are gaining valuable playing...
Ter Stegen hails “unstoppable” Barcelona under Hansi Flick
Marc-André ter Stegen has found regular playing time at Ajax during his loan spell from Barcelona, earning his way back into the starting XI for the German national team.The 34-year-old has been keep...
Tiffani Thiessen says she ‘got nothing’ for “Saved by the Bell”, didn’t make ‘real money’ until “90210”
Playing Kelly Kapowski made Thiessen famous but not rich.
Play this game to build critical thinking and science literacy
Expert tips for sharing escape room-style games with learners.
Cubs’ Final Series Might Be Forced To New Location
The magic number for the Chicago Cubs to clinch their spot in the 2026 MLB postseason is one, as they need either just one more victory or a loss by the Arizona Diamondbacks. The Cubs, who are playing their series finale against the Miami Marlins, have one more series remaining on the road against the […] The post Cubs’ Final Series Might Be Forced To New Location appeared first on HEAVY.
Angels Quest To Set Franchise Record Continues In Seattle
The Los Angeles Angels have never lost 100 games in a season, but they're playing record-setting baseball for sure.
Summer Real Madrid departure finally finds new club
Former Real Madrid star David Alaba has this week found for himself a new employer, to prolong his playing days. This comes amid confirmation of the Austrian preparing to pen terms with Serie A side U...
Tyler’s Take: What can be done with Mike Sainristil
Commanders CB Mike Sainristil has had a rough start to the 2026 season, playing a huge role in both Washington losses
Reedijk a bold and exciting roll of the dice
With no senior playing career to speak of and a coaching background that 'only' goes as high as the Belgian second tier, it would have been easy for Malky Mackay and Ian Gordon to overlook Reedijk. Winning promotion with an unbeaten campaign last season at Beveren will have caught their eye and when his name appeared in speculation linking him to the job, my own curiosity got the better of me and I did some digging into his background.
England cannot imitate Spain's success, says Gordon
Anthony Gordon believes England cannot copy Spain's example and must use their own strengths to end a 60-year wait to win a major tournament."We can't keep looking at other countries and trying to be like them, because we're not them - we're English and we have our own strengths which they don't have, so maybe we start playing the way we're good at," said Gordon.
Semenyo up for Premier League Player of the Month
Antoine Semenyo has been nominated for the Premier League’s EA SPORTS Player of the Month award for September. Men's Team Men’s September and October international break: Who’s playing when? The...
How the Laver Cup works: Its tennis status, match format, who is playing and why
The tournament is somewhere between a glitzy pageant and a serious sporting endeavor. The players seem to like it that way.
Vikings-Bucs First Injury Report
The Minnesota Vikings and Tampa Bay Buccaneers released their first injury reports in advance of their Sunday afternoon matchup in Tampa. Here they are. Minnesota Vikings Tampa Bay Buccaneers Injury Report Terms and Glossary Injury designation definitions: Probable = the league defines a Probable injury designation as a 75% or greater chance of playing. Historically, […]
The First Ace Combat Game In Seven Years Is Playing For Keeps
The franchise's ambitions are bigger than ever in Ace Combat 8: Wings of Theve
Scientists unveil the most detailed and precise map of the mouse motor cortex to date
The brain's motor cortex plans, controls and executes voluntary muscle movements. Whether you're playing catch, writing your name or chewing food, it all points back to this region and its connections ...
Ait-Nouri targeted by Juventus after Manchester City struggle
Juventus are ready to try for Rayan Ait-Nouri in January after his struggles to get regular playing time for Manchester City, claims the Gazzetta dello Sport.The left-back had already been a transfer ...
Roethlisberger questions why Steelers first-round pick isn't playing
Former QB Ben Roethlisberger questioned why the Pittsburgh Steelers are keeping first-round rookie tackle Max Iheanachor on the bench.
Fire Emblem: Fortune's Weave Punishes You for Playing Favorites
When the power of friendship ain't gonna cut it
Watch the Meta Connect 2026 Keynote Right Here
Meta’s annual XR and AI focused Connect conference kicks off today. The biggest news is expected in the opening keynote, where the company is expected to reveal its ‘Phoenix’ MR headset and latest smartglasses. Watch the Meta Connect Keynote on September 23rd at 4PM PT Your timezone here Meta is playing it close to the […]
Christian Eriksen has Wolfsburg contract terminated after second collapse
Eriksen collapsed during an international friendly while playing for Denmark three months ago
Voters are turning to AI on politics. Is it up to the task?
Artificial intelligence is playing a growing role in how voters get information about politics.
Opponent Breakdown: Wake Forest Offense
Wake Forest enters the second year of the Jake Dickert era with a 2-1 record and a clear identity built on their coach’s mentality. Dickert has his team playing with relentless belief that they can win any game, and that has shown up in each game this season. While last year surprised many, Dickert’s offense […]
The free-to-read Physics World Big Science Briefing 2026 is out now
Discover how big science is playing its part to tackle the climate crisis
Colts' Latest Roster Move Creates Big Opportunity for Rookie
The Indianapolis Colts placed veteran defensive lineman Micheal Clemons on Injured Reserve, paving the way for a rookie or two to earn more playing time.
Voters are turning to AI on politics. Is it up to the task?
Artificial intelligence is playing a growing role in how voters get information about politics and elections, raising fresh questions about how the technology could influence the way voters stay in…
What Carlos Rodon gem does for Yankees’ postseason rotation
The Yankees probably will be playing the Red Sox in a best-of-three Wild Card Series when the postseason begins next week.
FedExCup Fall Schedule 2026
The 2026 FedExCup Fall is here. For many players, the next eight events could have a major impact on their 2027 PGA Tour season.While the FedExCup Fall doesn’t carry the same spotlight as the playoffs, it can be an important stretch for players looking to improve their position in the standings, secure playing opportunities and, […] The post FedExCup Fall Schedule 2026 appeared first on HEAVY.
Vikings’ Commitment To The Run Is Becoming A Defining Strength
Minnesota has continued to run the ball at one of the NFL’s highest rates, even when playing from behind.
'It’s an honor': Jacob Bridgeman on competing for Team USA
Presidents Cup rookie Jacob Bridgeman described the gravitas of playing for Team USA at Medinah this week.
How Robert Pattinson cracked Chris Hansen's voice for 'Primetime'
Robert Pattinson had no intention of playing Chris Hansen.
Graham says getting first Scotland call-up was 'surreal'
Luke Graham says getting his first call-up to the Scotland squad was "pretty surreal". The 22-year-old defender has impressed since making the summer switch to Stoke City, playing eight games so far in the Championship. Sebastien Pocognoli included the former Dundee defender in his first Scotland squad - a pleasant surprise for the Graham family.
Penguins announce Crosby, Malkin return for Tuesday preseason game
Some more notable starters are seeing preseason action tonight for the Penguins after Bryan Rust and Kris Letang took the ice in Monday night’s win over the Buffalo Sabres. Sidney Crosby and Evgeni Malkin will both be playing Tuesday night against the Detroit Red Wings’ preseason squad, according to the Penguins. They’ll be joined by […]
🚨 Breaking: Fede Valverde suffers a serious sprain
Real Madrid have announced Fede Valverde’s injury following the tests carried out. The Uruguayan was injured by Kang-in Lee during the derby against Atlético de Madrid and, despite playing through ...
How lip-syncing to AI let Forced Entertainment ‘play the game of theatre’
Today we have a fascinating piece by long-time Forced Entertainment fan Ben Kulvichit, speaking to Tim Etchells about their latest show Cold Sweat, how they are integrating lip-sync and AI voices into their work, the question of ‘authenticity’ on stage, and how lip-sync has even opened the door for them to make “something a little bit like drama”. This piece is a paid partnership with the Southbank Centre, where you can see Cold Sweat next month – we’re very grateful to the Southbank Centre for their ongoing support for Exeunt. Holly Williams ‘It was immediately interesting and uncanny’ **By Ben Kulvichit** “Is the microphone on?” So goes one of the opening lines of Signal to Noise, delivered by a human performer lip-syncing to an AI-generated voice. The voice is American, cheery but sluggish, slowed down into a gelatinous drawl. It repeats ad infinitum in a farce of stuckness; an answer never materialises. I find myself asking the same question as I hop on a Google Meet call with Tim Etchells, the artistic director of Forced Entertainment. We spend five or ten minutes frowning at each other, muting and unmuting, me gesticulating in semaphore into my webcam, checking if I am coming through now, restarting the laptop. To Etchells, I appear exaggeratedly mouthing words, my voice missing. In this gloopy purgatory of broken communication, life imitates art imitates life imitates art. We try a Zoom instead. Forced Entertainment, the pioneering British theatre company who have been at the avant-garde of performance since the 1980s, turned an interesting artistic corner with Signal to Noise, created on the occasion of their 40th anniversary. The whole performance employed this lip-sync technique to AI voices; on the face of it a left-field move from a company whose identity has long been grounded in the earthy, immediate presences of its performers and its unassuming, low-tech approach to theatricality. The technique, however, turned out to provide the company with a “rich new seam” of artistic enquiry, and has now spawned a trilogy of works. The second instalment, Cold Sweat, plays at Sheffield Theatres, Southbank Centre, and Lancaster Arts in October, while the third part, Everything Must Go, has been touring in Europe and is slated to come to the UK in 2027. As is often the case with Forced Entertainment shows, the main conceit for this work didn’t arrive until quite late. They were “four or five weeks into rehearsals for Signal to Noise,” Etchells recalls, and getting nowhere. Away from rehearsals, he had been playing around with feeding “weird texts” to AI voices to see how they would cope with them – “basically for my own amusement” – and was compelled by the uniformly “serviceable, benign, good-natured” tone they would read in, no matter how poetic, fractured or experimental the writing. On a hunch, he brought some examples into rehearsals and the performers gave lip-syncing a go. “It was immediately interesting and uncanny,” he recalls, with the performers having to deal in the moment with the problem of mapping themselves onto another artificial ‘performer,’ which itself was dealing with the problem of a very human text. “Almost all the writing for these projects would be useless to us unless it was done in this way,” says Etchells. “We wouldn’t know what to do with it. It’s too poetic. It’s too fictional. It’s too tangled.” But exploring lip-syncing along to the text has opened “an enormous reservoir of ways of thinking about writing and performing.” Subscribe to Exeunt, and get two in-depth pieces on theatre a week, direct to your inbox Subscribe Forced Entertainment have long been sifting through the detritus of popular culture, from daytime TV to end-of-the-pier vaudeville, magic acts and clown shows, to find frameworks for their own unusual entertainments. Lip-syncing, then, makes sense for them to experiment with. As a mode of performance, it’s wired into popular consciousness through pop stars trying to convince stadium audiences of their liveness, or those same voices as channeled through the made-up lips of contestants on RuPaul’s Drag Race, or movie dialogue spreading virally through the host bodies of TikTok users. For Etchells, lip-syncing is often about “approaching real voices and trying to take on their aura,” subsuming that original human presence into yours. “There’s a very basic, elemental sort of theatre magic to it, produced in this very easy way.” This broad approach resonates with instances of lip-syncing within contemporary performance, too. In works like Re-Member Me and Showmanism, performance artist Dickie Beau acts as a kind of spirit medium for archival recordings (this process of re-membering – as in, giving corporeal form to voices – relies on his masterfully precise actor’s technique), while Frankie Thompson is similarly possessed by a host of characters ranging from a nine-year-old Jacob Rees-Mogg to Cliff Richards, all of whom she finds compellingly nauseating, in the exorcism ritual that is her latest show, Horrible Things. What’s different about Forced Entertainment’s use of lip-syncing is that here, there is no original presence to be channeled. The performers are instead taking on what Etchells describes as “the voices of nobody,” or rather the “phantasmic, aggregated echoes” of the many many voices on whose data the AI has been trained, and which are now conjuring into existence words they never actually said. There is a sort of mournful, empty quality to these voices, having “washed up” far away from the people they originally belonged to, to find themselves in stranger’s mouths listing objects, wondering if anyone can hear them and glitching in interminable loops. There is a cold, sad anonymity to it all. Etchells remarks that occasionally the software company he used has notified him that particular people are withdrawing their voices from the platform, instructing him to cease use of those voices. Using these technologies in performance certainly brings up ethical questions around digital rights, consent, identity and ownership, although in the grand scheme of things, Etchells is fairly blasé about it: of all the purposes someone’s voice might be put to without their knowledge, “an avant-garde performance is probably the least of their worries.” [ ](https://exeuntmagazine.substack.com/p/frankie-thompson-horrible-things-essay-mental-health-compulsive-behaviours-pleasance-courtyard-soho-theatre) [ Frankie Thompson: How I manage my own ‘horrible things’ at the Edinburgh Fringe ](https://exeuntmagazine.substack.com/p/frankie-thompson-horrible-things-essay-mental-health-compulsive-behaviours-pleasance-courtyard-soho-theatre) Exeunt · Aug 25 [ Read full story ](https://exeuntmagazine.substack.com/p/frankie-thompson-horrible-things-essay-mental-health-compulsive-behaviours-pleasance-courtyard-soho-theatre) For the performers, though, lip-syncing to these strange, artificial voices is an odd task, requiring them to bend their live, human presence into the shapes produced by machines. Politically, it mirrors processes that are already at play in the continued computational automation of human life. Etchells brings up James Bridle’s writings on new technologies as a reference point: one example Bridle gives is of “chaotic storage”, a logistics technique employed by Amazon fulfilment centres whereby items are stored not according to traditional methods of categorisation or alphabetisation, but in a way that an algorithm determines to produce the most efficient routes for ‘picking’ based on customer purchase patterns. This appears completely random and incomprehensible to humans, with paddling pools sitting next to USB sticks sitting next to blowtorches, and so for the warehouse workers, the process of picking items becomes completely reliant on technology which tells them where to go. Our world is increasingly being designed not with humans in mind, but rather machines. As Etchells puts it, “technology malforms the space, and then you end up having to live in it.” Initially, Forced Entertainment tried their best to live in the world of machines: “I was in the it’s-got-to-be-perfect school of lip-sync,” says Etchells. But with their aesthetic being so tied to the failing act, the slipping mask, the shoddy costume, “it’s no surprise really that that didn’t last.” Instead, the performers got to enjoy being late for a line, or playing games with each other, “stealing” each other’s voices. Etchells compares it to the principles of ventriloquism, in which a free-floating voice unattached to a body is fundamentally discomforting and “sort of traumatic”. That discomfort is equally as alluring to Forced Entertainment as the satisfaction of precision, the pretence of authenticity only interesting if shown to be a pretence. Lip-sync has also opened up new avenues for the company. Having been allergic all their lives to Plays-with-a-capital-P, with Cold Sweat Forced Entertainment find themselves approaching something a little bit like drama. Rather than the presentational arena of Signal to Noise’s open white stage, Cold Sweat places us more decisively in a “fictional locale”: what appears to be “the aftermath of some disastrous party or backyard drinking binge” where three figures – family members, or neighbours, perhaps – are the last ones standing. “It’s all quite acrimonious and accusatory, everyone’s talking over each other.” For Etchells, this more fictional mode is “a door that we’ve never been able to open. We’ve just never really gone there.” Perhaps it is the technique of lip-syncing, an extra buffer of mediation, that allows them to venture away from the here-and-now without feeling that they have to commit to the “psychological claptrap” that comes along with acting; to be able to “play the game of theatre, without getting one’s hands too dirty.” As I wonder how else the impulses behind Forced Entertainment’s work have changed over time, it occurs to me that over the last ten years of new creations, with the exception of If All Else Fails, the company’s performers haven’t ever spoken on stage: there were two shows without any language at all, Out of Order and Under Bright Light, and then this trilogy of lip-sync works. Etchells agrees it’s a shift away from earlier productions, that were so often about “the actual voices of the performers and their actual presences. We had a lot of money, in some ways, on an authentic approach to what it might mean to speak on the stage.” But this sense of authentic presence itself had a fakeness to it; these days, Etchells can’t stand that mode of being onstage where performers “are here to be cheeky and witty versions of themselves. I don’t want to be charmed.” Pulling back into a more anonymous space has resulted in works that feel slightly sharper-edged, more brutal in a way. “All of these shows are post-Brexit, post-Trump, post-truth, post-everything,” Etchells notes. Speech, charisma, authenticity – these things feel politically loaded, and perhaps warmth and openness just don’t feel like the right tools to reflect the world we’re living in. “It feels like the space is closing down, and we’re trying to deal with the fact that the system, the structure that you’re in, is more oppressive and more powerful. It probably always was, but I think we’re just more tuned to it now.” Yet even without their voices, the performers’ distinctive presences – ones that many audiences have followed around for years, if not decades – still, inevitably, shine through as they physically navigate whatever unending task the system of the piece has set for them. They’re still trying to keep up with the onslaught of text, still running about, changing costumes, moving stuff around. The human is always stuck in the teeth of the machine, jamming the smooth, frictionless cheeriness of the not-real, gesticulating silently, trying desperately to communicate. Cold Sweat is at Sheffield Theatres, 2 to 3 October; Southbank Centre, London, 9 to 10 October; Lancaster Arts, 14 October [ ](https://exeuntmagazine.substack.com/p/exeunt-recommends-the-best-autumn-theatre-2026-lives-of-others-standard-of-living-our-friends-in-the-north-lanny-) [ Exeunt recommends... the best autumn theatre ](https://exeuntmagazine.substack.com/p/exeunt-recommends-the-best-autumn-theatre-2026-lives-of-others-standard-of-living-our-friends-in-the-north-lanny-) Exeunt · Sep 16 [ Read full story ](https://exeuntmagazine.substack.com/p/exeunt-recommends-the-best-autumn-theatre-2026-lives-of-others-standard-of-living-our-friends-in-the-north-lanny-) This piece was paid for by the Southbank Centre. Such support helps Exeunt to keep publishing the most interesting writing, about the most exciting theatre. Interested in partnering with Exeunt? Visit our Advertise with Exeunt page, where you can get more information, download an advertising pack, and find our contact details.
Estêvão responds to playing time concerns at Chelsea
Professional answers to leading questions
Staff Takeaways: Fulham 1-1 Manchester United
Staff takeaways from Manchester United’s weekend draw with Fulham. Vince: United Are Lifeless Manchester United are playing with the energy level of a retirement home right now. There’s no spark, no pace, no urgency — honestly, there’s very little that resembles a team that actually wants to be out there. Everything feels slow and predictable, […]
‘Give me an opportunity’: Akron aims to level playing field for local small businesses with new program
The city of Akron announced a new initiative Monday aimed at helping local small businesses compete against larger businesses for municipal contracts.
Diego Simeone: Barcelona are ‘playing a different sport’
Atlético Madrid head coach Diego Simeone has early this week moved to make clear his appreciation for the current level of La Liga rivals Barcelona.This of course comes with the Blaugrana fresh off ...
How Will Chivas Prepare to Face Querétaro?
After playing another edition of El Clásico de México, Guadalajara has turned the page and already has its sights set on its next Apertura 2026 challenge: the match against Querétaro, corresponding...
Giants vs Rams: Is Aaron Donald playing tonight?
The Los Angeles Rams face the New York Giants on Monday Night Football, but will Aaron Donald make his 2026 NFL season debut?
Updated game-by-game Oklahoma Sooners predictions from ESPN
How does the ESPN Matchup Predictor see the rest of the Oklahoma Sooners schedule playing out after Week 3?
Playing Mahjong could improve brain health later in life, health experts say
Brighton suffocated Arsenal - and there is much more to come
The latest absentee at the weekend was Lewis Dunk. Luka Vuskovic looked classy again at the back, and clearly has the traits of a ball-playing centre-back, which suits this Brighton team well. There's more to come from him, and - if this weekend is anything to go - there is much more to come from Brighton too.
Gavin and Stacey co-stars support Strictly debut, says Melanie Walters
Walters, best known for playing Gwen West in the BBC comedy, is partnered with professional Aljaz Skorjanec.
Olympiacos Needs Time and Patience Under Imanol Alguacil
Olympiacos needs time and patience under Imanol Alguacil after a controversial coaching change left the team without a preseason or a clear playing system.
Playing politics with an ally
Daniel R. Suhr | A Democratic tactic for the midterm elections puts Israeli security at risk
How the Cleveland Guardians Could Get a Playoff Bye
The Cleveland Guardians are playing for more than just a spot in the postseason. A playoff bye is still very much in the cards.
Analysis: Hosts winless but showing signs of growth
Following three consecutive losses to start the season, Fulham might not have been thrilled to see a trip to Anfield and the visit of Manchester United as their next fixtures. As at Liverpool last weekend, there was some eye-catching football on show from Fulham, playing out from the back and going smoothly from one end to the other in a flash. The exciting Josh King, still just 19, will rightly be praised for his showing but perhaps the key for the west Londoners will be the vastly underrated Alex Iwobi.