SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " economic " 2,461 found 🔀 AI-powered Shuffle
Victoria Coates discusses US foreign policy on Iran, Taiwan
Heritage Foundation VP of National Security Victoria Coates and panelist Mike Lee discuss the latest U.S. foreign policy updates, focusing on indirect peace talks with Iran, military funding for Taiwan and ongoing economic pressure on Cuba.
The Beclowning of Scott Bessent
One iron law of current politics is that nobody who associates themselves with Donald Trump emerges with a shred of credibility. For some, that’s not a big loss — it’s not as if anyone respected Pete Hegseth even before he decided that the key to military success in an age of drones and AI was more testosterone. For others, however, the costs are real. I’m old enough to remember when Marco Rubio was widely considered a reasonable, thoughtful politician. Right now, however, my candidate for the biggest loser is Scott Bessent, the Secretary of the Treasury. Bessent started out with significant reputation to lose: When Trump selected him, this was the headline in the Financial Times: Jason Furman, Barack Obama’s chief economist, described him as a “credible Treasury secretary who has a real understanding of the global economy”. But Bessent has now transformed himself into the Baghdad Bob of bonds. Three weeks ago, after intervening (for reasons that remain somewhat unclear) to support the Japanese yen, Bessent boasted about his ability to move markets and dared investors to bet against his, declaring “I am the house now.” He then tried to push long-term interest rates down, buying 30-year U.S. Treasuries in a move some have compared to paying down part of your mortgage by running up your credit card balance. Here’s how that’s going so far: To get some perspective on how high interest rates have gone, here’s a longer-term perspective: We haven’t seen interest rates this high since the fading days of the dotcom bubble. Why are interest rates hitting new records? The backdrop, as I argued in last Sunday’s primer, is the huge AI-driven investment boom; more on that next week. But the immediate cause of the latest interest rate spike was Trump’s rejection of an Iranian proposal to end the war. This rejection sent crude oil prices, which for a while had fallen considerably, shooting back up: It’s notable, by the way, that oil prices remain high even though a significant amount of oil is now being shuttled through the Strait of Hormuz by night, on smaller vessels. That’s an interesting story, which has a lot to do with the fact that oil from the Hormuz shuttle runs must be transferred to larger vessels before being shipped to markets in Europe and Asia; around 15 percent of the world’s large crude carriers are now parked off the coast of Oman, waiting to be tanked up. This is creating a shipping crunch: But that’s a topic for another day. For now, the point is that with oil still high and refined products, especially diesel, still close to record levels, inflation will remain elevated. And this in turn means that the Federal Reserve will keep short-term interest rates high, an expectation that is feeding into longer-term rates. Hence Bessent’s bond-market humiliation. The truth is that Bessent might not have been able to get interest rates down even in the best of circumstances. But he certainly won’t get anywhere as long as Trump keeps believing that he can somehow convert his Iran debacle into a triumphant victory. And Trump will keep believing that as long as he is surrounded by sycophants who tell him what he wants to hear. Sycophants like, for example, Scott Bessent, who is predicting the imminent collapse of the Iranian economy, possibly within two weeks. Bessent is right to say that the embargo on Iranian oil exports is placing the country under great economic strain. But his implicit prediction that this will quickly produce a deal that Trump can call victory looks no more plausible than his boasts about the bond market. The big question now is, why would anyone with a reputation to lose work for Donald Trump? As the beclowning of Bessent shows, joining the Trump team won’t just damage your reputation; it will utterly destroy it.
How an obscure government code unlocks opportunity for businesses
What rhymes with "snakes" and helps the government classify economic activity? NAICS — or the North American Industry Classification System. These codes categorize every industry from artificial turf installation to zucchini farming. But they’re not exactly easy to get. Today we look at one business’ quest for a NAICS code and what makes them so valuable. Fact checking by Leyla Doss. Your Next Listen — How to take the temperature of the US consumer Connect with The Indicator — Sign up for The Indicator’s weekly newsletter! — Buy the Planet Money book — Find our socials, YouTube and more! — For sponsor-free episodes, subscribe to NPR+ Support public media with NPR+ and enjoy perks for over 25 podcasts like this one. This show’s perks include sponsor-free listening. Learn more at plus.npr.org.
Anthropic warns of ‘existential risks to humanity’ from AI; AstraZeneca makes $2bn cancer drug tie-up
Rolling coverage of the latest economic and financial news
How a Planned Steel Mill in Iowa Reveals Trump’s Midterm Strategy
As President Trump travels the country, he is expected to focus on his economic accomplishments at a time when Americans have expressed deep frustration with his policies.
Titan Business EDGE: Building career readiness from the first year to the first job
By Daniel Coats Career prep is most effective when it begins long before graduation. For Cal State Fullerton College of Business and Economics(opens in a new tab) students, knowing how to build professional skills, gain meaningful experience and ultimately launch a career requires intentional development over time. The new Titan Business EDGE program provides that pathway […]
Ranking Member Markey: SBA Administrator Loeffler, Trump Administration are Refusing to Answer to America’s 36+ Million Small Businesses and Workers, Leaving Main Street Behind
Loeffler canceled her scheduled Sept. 30 appearance before the Senate Small Business Committee, has not appeared before SBC in more than a year (Washington, September 28) – Ranking Member Edward J. Markey (D-Mass.) today released the following statement after Small Business Administration (SBA) Administrator Kelly Loeffler canceled her scheduled Wednesday appearance before the Small Business and Entrepreneurship Committee. Administrator Loeffler has not appeared before the committee in more than a year and has consistently refused to provide substantial answers to committee members in person, in writing, or via requested briefings. In June, Ranking Member Markey led every Democratic member of the committee in calling on Administrator Loeffler to appear before the committee to answer for the Trump administration’s cruel attacks on American small businesses, entrepreneurs, and workers. The Democratic lawmakers still have not received a response from Administrator Loeffler. “It is unacceptable that Administrator Loeffler chose to cancel her appearance before the Senate Small Business and Entrepreneurship Committee. The Trump administration is once again ignoring the more than 36 million American small businesses, entrepreneurs, and workers who drive our economy and enrich our communities by refusing to answer questions about this administration’s reckless economic policies. It has been more than a year since Administrator Loeffler has appeared before our committee and answered questions from both Democrats and Republicans. Since then, the Trump administration’s attacks on Main Street have only worsened. “Small businesses are facing record high gas and diesel prices, skyrocketing healthcare costs, and never-ending uncertainty from Trump’s trade war with the world. Trump has terrorized Main Streets across the country with violent ICE raids, destroying families, communities, and local economies. Meanwhile, Administrator Loeffler and the Trump SBA have been in a Witness Protection Program, ignoring the Pain on Main Street that they have created. They have chosen to make drastic cuts to SBA funding and essential, bipartisan programs, including the closure of the SBA office in Springfield and removal of the SBA office from Boston; directly attacked immigrant small business owners and destroyed the promise of the American Dream; and proposed shortsighted small business size rules that would benefit billion-dollar businesses over actual small businesses. “It’s clear that Administrator Loeffler, President Trump, and their CEO billionaire buddies want to turn the Small Business Administration into the Big Business Administration, tear down our economy, and abandon Main Street. If that is indeed this administration’s goal, Administrator Loeffler must answer to the millions of small businesses, workers, and families in Massachusetts and across the country that this administration is leaving behind.” ###
Joseph McCulloch hired to oversee business outreach in St. Clair County
Joseph McCulloch will return to the Economic Development Alliance of St. Clair County as vice president of business services on Oct. 1.
In Mike Johnson's district, the political mood is mixed for the GOP
Johnson is an ally of President Donald Trump and is in no apparent danger of securing a sixth term in Congress. But high prices, the war in Iran and the dim economic mood provide a snapshot of the grim outlook for the party in power.
Ohio economists wrestle with data centers and abatements
As the battle over data centers continues, even economic experts see mixed messages.
Detroit and Flint teens struggle with mental health – and worried adults around them feel ‘helpless’
Crystal Cederna, Michigan State University Teens in southeast Michigan go to school carrying with them far more than backpacks, books and water bottles. Many are shouldering economic hardship, exposure to adversity and discrimination, family responsibilities, uncertainty about the future and social pressures. These sentiments were shared with our research teams repeatedly during focus groups we […]
NH's Business: What do New Hampshire and New England economies look like this fall?
Brian Gottlob, director of the New Hampshire Economic and Labor Information Bureau, looks at employment trends, inflation, consumer spending and more.
Chronic disease is an economic problem as well as a health crisis
Employers and health systems can work together to improve prevention, screening and treatment – but sustained funding and better coordination are essential.
School of Social Sciences unites four majors
This semester, the College of Arts and Sciences created the School of Social Sciences, which includes economics, political science, criminology and sociology majors. The creation of the school has been
City Council approves small business pitch competition in collaboration with UT
Austin City Council approved a proposal Thursday authorizing Austin Economic Development to partner with TEXAS Entrepreneurship within the McCombs School of Business to develop a small business pitch competition. The competition will give local small businesses in their early stages — especially those in areas like hospitality, creative industries and health and wellness — the...
Webb County commissioners to consider rural healthcare access, constable gear and arena zone
Webb County commissioners are scheduled to meet Monday morning to discuss agenda items addressing healthcare access, law enforcement equipment, and regional economic development.
Korea’s Democratic Party gets behind Lee as economic challenges test his politics of compromise
The leadership race of South Korea’s Democratic Party has strengthened President Lee’s position within the party, along with greater responsibility for his government’s policy record
Burnham’s plan for a radical reset collides with economic reality
Surging energy bills, higher borrowing costs and rising inflation have left the PM and his chancellor in a fiscal bind
Fresh off World Cup wins, Kansas City leaders say sports could be city's promising new brand
Those involved in the World Cup's KC2026 effort and economic development leaders say Kansas City can build a brand around its expertise in sports architecture and increasing its profile in sports media, tech, health and youth sports.
Foreign minister departs for Belize, Guatemala with business delegation
Taiwan's Foreign Minister Lin Chia-lung (林佳龍) departed Sunday for Belize and Guatemala with a business delegation to strengthen economic cooperation with Taiwan's two Central American diplomatic allies, the Ministry of Foreign Affairs (MOFA) said.
Foreign minister departs for Belize, Guatemala with business delegation
Taiwan's Foreign Minister Lin Chia-lung (林佳龍) departed Sunday for Belize and Guatemala with a business delegation to strengthen economic cooperation with Taiwan's two Central American diplomatic allies, the Ministry of Foreign Affairs (MOFA) said.
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Maritime industry discussed at roundtable in Anacortes
ANACORTES — Members of Skagit County’s maritime workforce, county leaders and economic development groups gathered to discuss the future of the maritime industry Friday at the Seafarers Memorial Park Building
The Responsibility of Leadership
Leadership today requires more than delivering business results. Organizations are navigating unprecedented complexity, from economic uncertainty and workforce transformation to growing expectations around corporate citizenship and community impact. At the same time, communities are looking for leaders across sectors to help address challenges that no single institution can solve alone. For Greg Cunningham, leadership has
North Little Rock expands Argenta Entertainment District
The North Little Rock City Council passed an ordinance on September 14 to expand the Argenta Entertainment District boundaries southward toward the riverfront to encourage hospitality and economic …
Jackson County lands $3.8M federal economic development grant with Shumaker Advisors' help
The county received the grant agreement from FloridaCommerce this month.
Goss report: Tariffs, inflation put pressure on Iowa manufacturers
The Creighton University Mid-America Business Conditions Index, which measures economic activity across nine states, moved above growth neutral for the seventh consecutive month in August, pointing to solid economic growth in regional manufacturing. The Creighton Economic Forecasting Group conducts the survey of supply managers to produce leading economic indicators of the Mid-America economy. The Business…
Appreciating Newtown’s Small Businesses Even More
To The Editor: One of the many core functions of Newtown’s Economic and Community Development is looking for every opportunity to connect more local customers and clients to our community’s expansive ...
Wall St Week Ahead Jobs report, inflation data to test US rate path, economic strength
Investors will sift through reports on employment and inflation in the coming week to assess chances of a sharper trajectory of interest rate hikes, which could undermine the US stock market's rally.
Trump's trade war with Canada adds a challenge in Senate races
The dispute stands to heighten voters' economic worries and add to the GOP's political challenge in dead-heat races, analysts say.
See how this Baton Rouge nonprofit connects area farmers with consumers
As Big River Economic & Agricultural Development Alliance celebrates its 30th anniversary, executive director Darlene Adams Rowland discusses the organization’s growth and work to support local farmers.
UK consumer confidence hits two-year high, but ‘Burnham bounce’ may be fading
Rolling coverage of the latest economic and financial news
Lake Austin drawdown canceled after concerns from business owners
The City of Austin has canceled a drawdown of Lake Austin after business owners expressed concerns about the economic impact.
Buses mean business
Heavy-duty transit buses are a critical component of America's public transportation system, carrying approximately 3.8 billion passenger trips annually and representing nearly half of all public transit trips in the United States.
Economic development veteran Mike Malone notes value of statewide competitiveness
Mike Malone, partner at Shallotte, N.C.-based economic development firm Economic Leadership, said cities, counties, and states compete to retain and attract residents and businesses. The firm recently worked with the...
Detroit’s entertainment economy needs more than star power to grow, Big Sean and others say
Entertainment should be a bigger part of Detroit's economic pie, said panelists during a Detroit Homecoming discussion with Grant Gilbert, Sean “Big Sean” Anderson and Shawn Wilson.
Peter Schiff predicts economic 'downturn,' higher oil prices: 'I don't think it's over'
Peter Schiff indicated during an interview that he expects oil prices to head higher regardless of whether the Iran war ends, and thinks that there will be an economic "downturn."
Myrtle Beach officials approve revised plans for Carolina RockFest
The event is now tentatively scheduled for April 30-May 2 at Burroughs & Chapin Pavilion Place. "We did some preliminary analysis several years ago and that weekend would be generate, year one, around $20-25 million," Visit Myrtle Beach President Stuart Butler said. "This will grow through the years. CCMF generates about $52 million economic impact on our community. CCMF brought new first-time visitors to Myrtle Beach and turned them into repeat visitors.
Tunisia fuel strike highlights growing economic and political anger
A 48-hour strike in Tunis adds to mounting public frustration over worsening living conditions and basic services.
IEDA Board approves assistance for two startups
The Iowa Economic Development Authority board approved assistance for two startups in Ankeny and Des Moines during its meeting on Sept. 18. Des Moines-based bindl Inc. is developing a software platform to help organizations that serve people experiencing homelessness coordinate services and track progress toward housing, employment and well-being goals. The company grew out of…
China warns Arizona not to develop political ties with Taiwan
The warning came in multiple letters obtained by KJZZ from China's L.A. consulate asking Arizona Gov. Katie Hobbs to protest the opening of the Taipei Cultural and Economic Office in Phoenix.
Business Briefs: Sept. 25, 2026
Western Mass EDC names new chief marketing officer SPRINGFIELD — The Western Mass Economic Development Council has named Justin Roberts as its new chief marketing officer. Roberts will work with President and CEO Aaron Vega to expand regional storytelling, increase collaboration among members and partners, and build a long-term marketing and communications strategy. Roberts brings […]
What to know about Trump’s meeting with China’s Xi and the economic stakes
Treasury Secretary Scott Bessent said the U.S. and China have agreed to extend a trade truce. Here’s a guide to what else is happening behind the scenes.
Fragmented market prevents EU banks from financing bloc's ambitions, EBA chair says
Europe's fragmented banking market is preventing lenders from achieving the scale needed to finance the continent's digital, economic-security and defence ambitions, the chair of the European Banking Authority told Reuters.
Catching up with: Ginger Ewing, executive director of Terrain
Terrain, the nonprofit arts organization that began as a one-off event nearly two decades ago, is entering a new era of growth as it expands its staff, programs, and economic impact on Spokane’s creative community.
Global bond sell-off deepens amid fears US economy may be running too hot
Rolling coverage of the latest economic and financial news
UNC Charlotte launches NC Economic Impact Center
UNC Charlotte has launched a N.C. Economic Impact Center that university officials envision as a place businesses and others will come when they need reliable information fast. “We are going to be a center and a repository for local data, constantly updating data, so that business leaders and civic leaders can come to us for […]
Double Fine Founder Tim Schafer Questions Economics of the Game Industry Amid Mass Layoffs and Studio Closures
Double Fine founder Tim Schafer says he no longer “understands the economics” of game development following Xbox’s mass layoffs and industry-wide studio closures.
NACFE Research: Business Economics drive EV terminal truck adoption over sustainability goals
/PRNewswire/ -- The North American Council for Freight Efficiency (NACFE) today announced the release of its new Collaboration report titled Beyond The Pilot:...
As AI reshapes the workplace, Google brings training to Berkeley County businesses
Small business owners from across Berkeley County gathered Wednesday for a free workshop hosted by Google and Berkeley County Economic Development
State Chamber CEO: Data centers need to be ‘regulated properly’
Randy Zook, CEO of the Arkansas State Chamber of Commerce and the Associated Industries of Arkansas, is on the front lines of economic development in the state. The hot topics...
NJ Business Council for Childcare Launches to Strengthen NJ’s Workforce and Economy
ATLANTIC CITY — Today, the New Jersey Business Council for Childcare officially launched, bringing together some of the state’s most influential business organizations and employers to address childcare as a critical workforce and economic issue. Advised by Moms First, the statewide, business-led coalition includes the New Jersey Business & Industry Association (NJBIA), New Jersey Chamber of[...]
St. Croix Valley Business Innovation Center receives $2.2M grant for expansion
The grant is awarded from the U.S. Department of Commerce’s Economic Development Administration.
Manufacturer GAF Earns Salute to Business Award
GAF , a Standard Industries company and North America’s largest roofing and waterproofing manufacturer, was recently honored by the Economic Development Corporation Michigan City (EDCMC) with a …
Redevelopment of Sleepy Hollow to begin as fundraising campaign nears goal
Construction is expected to begin next month on the redevelopment of Sleepy Hollow Sports Park into a year-round recreation destination with a new lodge, ski lift and snowthrowing equipment. The $18 million project received a funding boost last week when the Iowa Economic Development Authority approved a $4.5 million grant from the Destination Iowa program…
This week in Santa Cruz County business: Summit on economic opportunities for local arts; Verve workers reach tentative contract; voting underway for Lookout List
A Monterey Bay Economic Partnership summit focused on improving the economic health and quality of life of Santa Cruz, San Benito and Monterey counties, a union deal for local Verve Coffee Roasters employees and how to show your favorite local businesses some love – it's all part of Jessica M. Pasko's weekly column.
Economic Frustration Tests Trump’s Standing With Rural Voters, New KFF-AP Poll Finds
Rural voters rank the cost of living and cost of healthcare as top issues they want to hear about from midterm candidates as they face a tightening pocketbook pinch.
Envy takes over German politics
Germany’s political decline is rooted not only in economic weakness, but in a broader shift from responsibility toward redistribution and resentment.
Trump’s midterm woes deepen amid worsened economic backdrop: CNN poll
With President Donald Trump at record unpopularity, Republicans are facing an even bleaker midterm political landscape than they did eight years ago, a new CNN poll conducted by SSRS finds.
Small Business Administration announces approval of disaster loans for those impacted by Empire Towers
Governor Wes Moore announced Tuesday that the Small Business Administration has approved his request for a Small Business Administrative Declaration to provide Economic Injury Disaster Loans.
Governor Moore Announces Approval of SBA Economic Injury Disaster Loans for Anne Arundel County Businesses Affected by Empire Towers Structural Emergency
Governor Moore announced that the SBA has approved his request for a SBA Declaration to provide EIDL.
Black business leaders to emphasize economic development at Fort Worth conference
The Texas Association of African American Chambers of Commerce will hold their 2026 state conference in south Fort Worth.
Major name in US politics coming to Utah
Former House Speaker Paul Ryan was announced as the keynote speaker for the 2027 Utah Economic Outlook and Public Policy Summit
Greater Washington leaders form econ dev alliance
Greater Washington, D.C., economic development and business leaders have formed the Potomac Regional Alliance, which plans to release an economic development strategy next year.
Opinion: A Call for a Community Advisory Board for Data Center Business Development
"As a proactive measure, I propose that the City of Alameda form a community advisory board to set clear policies for data center- and AI-related business development to protect human safety, environmental health, and economic equity," writes Christina Liebner. {Opinion}
Federal Rural Health Funds Can’t Stop Harm to Hospitals from Medicaid Cuts - Kentucky Center for Economic Policy
Rural health funds should send just under $1.1 billion Kentucky, not even a tenth of what rural Kentucky is expected to lose in Medicaid funding.
Florida Chamber’s free-enterprise roadshow rolls into Illinois
Gov. JB Pritzker finishes behind Zohran Mamdani for a tongue-in-cheek economic development honor.
Florida Chamber gives JB Pritzker 'runner-up' for 'Economic Developer of the Year' award on Chicago billboards
Florida Chamber of Commerce billboards along Chicago's Stevenson Expressway dub Gov. JB Pritzker the runner-up "Florida Economic Developer of the Year."
Sunda Energy, Meridian Mining, Quantum Helium, Light Science Technologies, Foresight Solar, hVIVO
Sunda Energy PLC (AIM:SNDA, FRA:GHA0) has raised £5.25 million to fund completion of its New Zealand acquisition. It's also launching a retail offer for a further £525,000. Meridian Mining Plc (LSE:MNO, TSX:MNO, OTCQX:MRRDF) has delivered a net present value of $2.09 billion for its Cabaçal project in Brazil. The CEO says the economics could make it the next major near-term gold-copper mine. Quantum Helium Ltd (AIM:QHE) is targeting Q4 2026 for a larger fracture stimulation programme at Sagebrush-1 in Colorado. It's also taking a 9% stake in Herencia Resources. Light Science Technologies Holdings PLC (AIM:LST, FRA:9FD) has secured a repeat order from a healthcare devices customer, pushing that contract past £500,000. It's building out higher-margin work in defence and medical sectors. Foresight Solar Fund Ltd (LSE:FSFL, FRA:1F5) says it's considering all strategic options to lift a share price stuck below the value of its assets. The board says it needs to "act decisively" to close that gap. hVIVO PLC (AIM:HVO) has appointed Caroline Shaw as an independent non-executive director. She brings more than 30 years of senior healthcare leadership to the board. Follow us and subscribe on YouTube, our social channels, and on proactiveinvestors.co.uk.
Jiang Feng: The Unravelling of German & European Politics
A state election in eastern Germany has become a revealing test of the changing political landscapes of Germany and Europe, writes Jiang Feng, Professor and Chairman of the Council of the Shanghai Academy of Global Governance and Area Studies (SAGGAS) at Shanghai International Studies University. His analysis follows the decisive victory of the Alternative for Germany (AfD) (which has been classified as right-wing extremist by German authorities)in the state of Saxony-Anhalt on 6 September, in which it finished far ahead of its mainstream rivals. Jiang previously served as Minister-Counsellor at the Chinese Embassy in Berlin. The following article was published on 8 September 2026 on huanqiu.com, the online platform of the Global Times. On 6 September, the results of the state election in Saxony-Anhalt, Germany, were announced. The Alternative for Germany (AfD), classified as far-right by German authorities, made history by becoming the largest party in the state parliament, winning 43.8 per cent of the vote — twice its share in the previous election. The Christian Democratic Union (CDU), which had governed the state continuously for 24 years, won just 17.2 per cent, its worst result ever in Saxony-Anhalt. On the night the results were announced, the atmosphere at the CDU gathering was unusually calm. There was neither shock nor argument, as if the defeat had long been expected. Several veteran party members who had spent years working in the state government said: “Defeat is not a bad thing. It is time to make changes.” This state election has not only upended Saxony-Anhalt’s political landscape, but also laid bare the deep tensions between Germany’s traditional party structure and model of governance, on the one hand, and an increasingly polarised society on the other. Its repercussions are already being felt at the federal level, making Saxony-Anhalt a useful case study of the broader trend towards political polarisation and realignment in Europe. Governing Difficulties after Electoral Victory The most immediate consequence of the election is a historic setback for the mainstream party order that took shape in post-war Germany. In Saxony-Anhalt, the AfD has leapt from a peripheral party to the largest political force in the state. Its electoral base has expanded beyond the traditional category of “marginal protest voters” to take on the characteristics of a cross-class coalition. The party has not only consolidated its support in rural areas, but also attracted many middle-class voters and even members of the social elite with stable jobs, their own homes, and substantial incomes. It has thus evolved from a “protest party” into one with the potential to govern. Despite its commanding lead in the vote, however, the AfD faces an institutional obstacle to governing the state: the mainstream parties’ long-standing “firewall” against it. Neither of the two potential routes to forming a government appears likely to break the current political deadlock. The first would be a coalition of establishment parties, led by the CDU and bringing together the Social Democratic Party (SPD), the Greens, the Left Party (Die Linke) and the Sahra Wagenknecht Alliance (BSW) in a cross-camp government. In terms of parliamentary arithmetic, such a coalition could prevent the AfD from forming a government and preserve the outward stability of the traditional political order. Yet these parties are fundamentally divided over key issues including immigration, the energy transition, economic management, and cultural and education policy. Coalition negotiations would therefore be extremely difficult, and even if a government could be formed, it would most likely prove short-lived. More importantly, an alliance of establishment parties aimed at keeping the largest party out of government would play directly into the AfD’s narrative that “political elites are suppressing public opinion”. It could deepen perceptions of political unfairness, further strengthening the AfD’s political capital, and creating a dynamic in which “the more it is suppressed, the more people vote for it”. Ulrich Siegmund, the AfD’s candidate for state premier, has said that if efforts to form a government fail because other parties refuse to cooperate, the AfD will push for a fresh election, which he believes could deliver the party an absolute majority of seats. This points to more intense political battles ahead. The second option would be a coalition between the AfD and the BSW. Together, the two parties would command a simple majority in parliament, making this, on paper, the quickest route to forming a government. The BSW is the only elected party that has not ruled out cooperation with the AfD, and the two parties share some common ground, including on policy towards Russia. There is therefore a degree of political basis for cooperation. Were such a coalition to materialise, Germany would see its first state government jointly formed by a party defined as far-right and one with a far-left background, creating what might be called a “bipolar anti-establishment alliance”. Such an outcome would fundamentally break with the ideological boundaries of post-war German party politics. It is worth noting that even if the AfD ultimately fails to enter the state government, its roughly 47 per cent share of parliamentary seats would give it a powerful blocking minority. Without its consent, major decisions requiring a two-thirds majority — including constitutional amendments, significant budgetary adjustments, and state-level institutional reforms — would be extremely difficult to pass. Therefore, whoever ultimately forms the government, the AfD will be an unavoidable force in Saxony-Anhalt politics, with a direct influence on the state’s legislative process. Systemic Failures in Germany’s Governance Model The Saxony-Anhalt election result reflects a systemic failure of Germany’s post-war mainstream-party model of governance to adapt to rapidly changing socioeconomic conditions. It stems from multiple, mutually reinforcing structural tensions and highlights the existing political system’s difficulty in adapting to “an increasingly polarised society First, collective anxiety has replaced individual material hardship as a central driver of political mobilisation. The rise of the AfD can no longer be explained simply by poverty or social marginalisation. Its increasingly cross-class electoral base suggests that what is driving voters towards the party is, above all, concern about the broader direction of society. This anxiety about the future of the political community goes beyond individual gains and losses. In political discourse, economic anxiety has become closely intertwined with immigration, while immigration and refugee issues are, in essence, questions of social fairness. This perception turns conflicts over the distribution of social resources into negative assessments of governing parties, providing a broad social basis for far-right political narratives. Second, regional disparities and East German identity have undermined the strategy of addressing eastern Germany’s structural challenges at the regional level. More than three decades after German reunification, eastern states such as Saxony-Anhalt have experienced periods of economic growth, but their underlying economic structures remain weak, and household incomes and wealth remain significantly below those in western Germany. At the same time, they continue to face population outflow, an ageing population, labour shortages, and other structural challenges. At a deeper level, historical experiences — including the collapse of the former East German economic system, mass unemployment during the transition, and the westward shift of decision-making power over major issues — have left some residents with a sense of being “second-class citizens” and of being excluded. For years, the German government treated the “syndrome” of reunification as a regional problem to be gradually addressed at the local level. That approach is becoming increasingly unsustainable, as regional development disparities emerge as a core structural factor shaping national politics. Third, the erosion of institutional trust is perhaps the most decisive factor. AfD supporters tend to distrust establishment institutions, including parliament, government, and the mainstream media. Their concerns about economic security, pensions, and social fairness are significantly greater than the social average. Increasingly, their support for the AfD reflects not an expectation that the existing system can be improved, but a search for an alternative to the current political order. Such a systemic deficit of trust will be extremely difficult for the traditional parties to repair in the short term. Fourth, a generational shift in political mobilisation has amplified political polarisation. Unlike traditional parties, which rely heavily on offline rallies and mainstream media coverage, the AfD has developed a social-media mobilisation strategy built around “raising an issue — identifying who is responsible — offering a simplified solution — building a shared identity”. It turns complex social tensions into concise political narratives, rapidly channelling public sentiment into political support. The contrast on the eve of the election was particularly telling. The establishment parties, together with trade unions and churches, organised an offline march attended by more than 10,000 people, but its reach was largely confined to those present and to traditional media coverage. The AfD held a much smaller indoor event, yet livestreaming on TikTok, YouTube, and other platforms, combined with the involvement of online influencers, gave it a reach and mobilising capacity far beyond that of the march. The contrast illustrates how the traditional parties’ methods of political mobilisation are increasingly struggling to keep pace with a political environment transformed by changes in media technology. A Microcosm of Structural Political Change in Europe The shockwaves from the Saxony-Anhalt election quickly travelled beyond the state to the federal level. Calls for political accountability followed immediately after the results were announced. The governing CDU and SPD are now under enormous pressure, while Chancellor Friedrich Merz and Vice Chancellor Lars Klingbeil face an unprecedented test. Political polarisation in Germany is no longer simply a regional phenomenon. The post-war model of multiparty government by establishment parties is breaking down and being reshaped. Viewed in a broader European context, the Saxony-Anhalt election is part of a continent-wide wave of party polarisation, mainstream-party decline, and rising right-wing forces. Far from an isolated phenomenon, it is a microcosm of the structural political changes unfolding across Europe. Weak economic growth, cultural tensions over immigration, and declining trust in institutions are fuelling the rise of right-wing forces in several countries, challenging the liberal internationalist order established in post-war Europe. As a core member state of the European Union, Germany’s ability to adapt its political system and the direction of its politics will have profound implications for both European integration and the evolution of the international order. Subscribe [ Pekingnology China’s Germany watchers take stock of Berlin’s uneasy turn On 7 December 2025, nearly 50 Chinese scholars and policy researchers gathered in Beijing for the 2025年德国形势年终研讨会 “2025 Year-End Seminar on the Situation in Germany… Read more 9 months ago · 31 likes · 1 comment · YIRUI LI and Yuxuan JIA ](https://www.pekingnology.com/p/chinas-germany-watchers-take-stock?utm_source=substack&utm_campaign=post_embed&utm_medium=web&embedding_publication_id=1151841) [ Jiang Feng on Germany's 2025 and beyond: no easy exit ](https://www.eastisread.com/p/jiang-feng-on-germanys-2025-and-beyond) Yirui LI and Yuxuan JIA · Jan 24 The following is an op-ed by Jiang Feng, published on 29 December 2025 at Shanghai Observer 上观新闻, the digital platform of Jiefang Daily, the official newspaper of the Shanghai Municipal Committee of the Communist Party of China (CPC). [ Read full story ](https://www.eastisread.com/p/jiang-feng-on-germanys-2025-and-beyond)
Newtown Restaurant And Business Appreciation Week October 16-25
The Economic and Community Development (ECD) office, in partnership with The Restaurant Week Company, will be promoting “Newtown Restaurant and Business Appreciation Week,” happening October 16-25. EC...
Germany’s economic recovery is under way if politics doesn’t spoil it
Frugal Germany would appear to have the fiscal headroom to try and spend its way out of the impasse
A 14-year-old in a Colorado farm town built a robotic hand from LEGO bricks, fishing line and surgical tubing, then met a 7-year-old at a science fair wearing an $80,000 prosthetic arm she had already outgrown — his next version, 3D-printed, came in under $400, and NASA took him on as an intern at 17
When a teenager's LEGO creation outperformed a prosthetic costing two hundred times more, he realized the gap between innovation and access wasn't about engineering—it was about economics.
Yellowtail Drive Could Be Expanded To Accommodate Hi-Tech Business Parks In Sheridan
One road on the north side of Sheridan could soon be widened, in anticipation of increased motor vehicle traffic in the area. At its recent board meeting, the Sheridan Economic and Educational Development Authority (SEEDA) approved a motion to begin preparing bids to add 5-foot gravel shoulders on Yellowtail Drive, from the Weatherby building northward […]
Washington city council approves creation of business development district
WASHINGTON, Ill. - Washington has a new tool to help with economic development. The city council unanimously a...
Fed’s Goolsbee says road to 2% inflation may not be painless
Federal Reserve Bank of Chicago President Austan Goolsbee warned the central bank cannot ignore repeated and persistent supply shocks, and must respond in a way that may cause economic hardship.
PUBLIC COMMENT — Medicaid Program; Amending the Indirect Hold Harmless Threshold of Health Care-Related Taxes
This proposed rule represents one of the most economically significant and socially beneficial deregulatory actions in HHS’s history.
Brownsville’s Mitte Cultural District Earns State Designation
Brownsville’s Mitte Cultural District has been designated a Texas Cultural District by the Texas Commission on the Arts, recognizing the city’s arts organizations, cultural heritage and efforts to use the arts to support tourism and economic development.
Oregon's competitiveness ranks fall as business group urges policy reforms
Bend, Ore. (KTVZ) --- Oregon Business and Industry released its 2027-28 Oregon Competitiveness Agenda today, urging state lawmakers to reform tax and regulatory policies to address ongoing economic stagnation. The statewide business group highlighted several indicators showing Oregon trailing national growth and employment averages over consecutive years. Data cited in the report shows Oregon's economy
Call For Entries! Business Facilities 2026 Deal Of The Year Awards
Business Facilities editors are accepting submissions for Economic Development Deal of the Year Awards through October 19.
Small Business, Big Lessons® — That Old Time Rock & Roll or Blue Dot Fever?
This post builds on my Water Balloon Economics idea and adds a twist: knowing when it’s time to wrap up a “wonderful” career or business, recognizing your own limitations, and being honest about the experience you’re delivering.
Kelly Loeffler warns of 'silver tsunami' as boomer business owners retire
U.S. Small Business Administrator Kelly Loeffler discusses the economic impact of the 'silver tsunami' on small businesses. She details how the agency supports millennials transitioning into skilled blue-collar trades.
Business Buzz
The Business Buzz features news about the economic scene, promotions, acquisitions and expansions. Contact Pat Hill at pat.hill@pikespeaknewspapers.com or (719) 636-0358. Tony Perry/Park State Bank & Trust provided the sound system for the Sept. 11 ceremony in Lions Park. SSR Mining Cripple Creek Victor is the presenting sponsor of the Light of Hope Teller, a […]
Governor Evers tours College of Business and Economics
Chancellor Corey A. King and UW-Whitewater leaders welcomed Wisconsin Gov. Tony Evers for a visit to the UW-Whitewater College of Business and Economics, the state’s largest business school. During a one-hour walkthrough at Hyland Hall, Gov. Evers and local elected officials visited classrooms and interacted with students, faculty and staff on campus.
Culturally Relevant Cardiovascular Disease Prevention and Care Strategies
(Feature Impact) Driven by rising rates of obesity, diabetes, high blood pressure and other risk factors, cardiovascular disease has surpassed cancer as the leading cause of death among Hispanic adults in the United States. googletag.cmd.push(function() { googletag.display('fixed-big-ad-top-asset'); }); Hispanic people represent nearly 1 in 5 of the U.S. population and are the nation’s largest ethnic minority group, yet many continue to face barriers to achieving heart health and accessing high-quality healthcare. A new scientific statement published in the American Heart Association’s flagship journal, “Circulation,” revealed how social, economic, cultural and environmental factors contribute to persistent disparities in cardiovascular health, calling for culturally tailored prevention strategies, equitable access to care and greater representation of Hispanic populations in cardiovascular research.“Hispanic populations in the U.S. are incredibly diverse even within their own communities with differences in genetic ancestry, language, cultural traditions and social experiences that can significantly influence cardiovascular health,” said Johanna Contreras, M.D., M.Sc., FAHA, director of the Division of Heart Failure and medical director of the Hispanic Heart Center within the Mount Sinai Health System. “Yet Hispanic people remain underrepresented overall in the research that guides prevention and treatment strategies… Without better representation and more detailed data, we risk overlooking important differences that can help us improve care and save lives.”Hispanic Cardiovascular Health by the NumbersCardiovascular risk factors – obesity (nearly 46%), type 2 diabetes (15.5%) and high blood pressure (approximately 44%) – are prevalent among Hispanic adults and often emerge at younger ages and occur more frequently among Hispanic adults compared with white adults.According to the report, only about 1 in 5 Hispanic adults achieves ideal cardiovascular health as defined by the American Heart Association’s original Life’s Simple 7 metrics. Updated analyses using the Life’s Essential 8 framework demonstrated persistent disparities for heart and brain health, as well as suboptimal dietary quality, sleep patterns and levels of physical activity.Social and Economic Barriers MatterBiology alone does not explain cardiovascular health disparities. The environments where people live, work and age, along with social and economic challenges, impact heart health. In fact, approximately 17% of Hispanics live below the federal poverty threshold, compared with 8.2% of white adults. googletag.cmd.push(function() { googletag.display('fixed-big-ad-middle-asset'); }); “Many Hispanic adults face obstacles that extend far beyond the doctor’s office,” Contreras said. “Limited health insurance coverage, language differences, food insecurity, environmental exposures and concerns related to immigration status can make it more difficult to prevent disease, manage chronic conditions and receive timely treatment.”Contreras emphasized the cultural values and practices of Hispanic people also influence how they perceive their health and healthcare options.“Family plays a central role in many Hispanic communities and can be an extraordinary source of strength, support and resilience,” Contreras said. “At the same time, family members are often called upon to translate medical information, navigate health systems and help make healthcare decisions for loved ones. Those responsibilities can shape how health information is understood and acted upon.”An Action Plan for Improving Hispanic HealthThere are practical opportunities to achieve equitable cardiovascular health and reduce disparities through community engagement, culturally responsive care, inclusive research and policies that address the underlying drivers of health.“Reducing cardiovascular disease among Hispanic populations demands action at every level,” Contreras said, “from improving access to culturally responsive care and expanding research participation to addressing the social and environmental conditions that shape health.”By addressing both medical risk factors and the social conditions that shape health, experts believe there is an important opportunity to reduce disparities and help more people live longer, healthier lives. Learn more at Heart.org.Photo courtesy of Shutterstock googletag.cmd.push(function() { googletag.display('fixed-big-ad-bottom-asset'); });
Culturally Relevant Cardiovascular Disease Prevention and Care Strategies
(Feature Impact) Driven by rising rates of obesity, diabetes, high blood pressure and other risk factors, cardiovascular disease has surpassed cancer as the leading cause of death among Hispanic adults in the United States.Hispanic people represent nearly 1 in 5 of the U.S. population and are the nation’s largest ethnic minority group, yet many continue to face barriers to achieving heart health and accessing high-quality healthcare. A new scientific statement published in the American Heart Association’s flagship journal, “Circulation,” revealed how social, economic, cultural and environmental factors contribute to persistent disparities in cardiovascular health, calling for culturally tailored prevention strategies, equitable access to care and greater representation of Hispanic populations in cardiovascular research.“Hispanic populations in the U.S. are incredibly diverse even within their own communities with differences in genetic ancestry, language, cultural traditions and social experiences that can significantly influence cardiovascular health,” said Johanna Contreras, M.D., M.Sc., FAHA, director of the Division of Heart Failure and medical director of the Hispanic Heart Center within the Mount Sinai Health System. “Yet Hispanic people remain underrepresented overall in the research that guides prevention and treatment strategies… Without better representation and more detailed data, we risk overlooking important differences that can help us improve care and save lives.”Hispanic Cardiovascular Health by the NumbersCardiovascular risk factors – obesity (nearly 46%), type 2 diabetes (15.5%) and high blood pressure (approximately 44%) – are prevalent among Hispanic adults and often emerge at younger ages and occur more frequently among Hispanic adults compared with white adults.According to the report, only about 1 in 5 Hispanic adults achieves ideal cardiovascular health as defined by the American Heart Association’s original Life’s Simple 7 metrics. Updated analyses using the Life’s Essential 8 framework demonstrated persistent disparities for heart and brain health, as well as suboptimal dietary quality, sleep patterns and levels of physical activity.Social and Economic Barriers MatterBiology alone does not explain cardiovascular health disparities. The environments where people live, work and age, along with social and economic challenges, impact heart health. In fact, approximately 17% of Hispanics live below the federal poverty threshold, compared with 8.2% of white adults.#placement_976606_0_i{width:100%;max-width:550px;margin:0 auto;}var rnd = window.rnd || Math.floor(Math.random()*10e6);var pid976606 = window.pid976606 || rnd;var plc976606 = window.plc976606 || 0;var abkw = window.abkw || '';var absrc = 'https://ads.empowerlocal.co/adserve/;ID=181918;size=0x0;setID=976606;type=js;sw='+screen.width+';sh='+screen.height+';spr='+window.devicePixelRatio+';kw='+abkw+';pid='+pid976606+';place='+(plc976606++)+';rnd='+rnd+';click=CLICK_MACRO_PLACEHOLDER';var _absrc = absrc.split("type=js"); absrc = _absrc[0] + 'type=js;referrer=' + encodeURIComponent(document.location.href) + _absrc[1];document.write('');“Many Hispanic adults face obstacles that extend far beyond the doctor’s office,” Contreras said. “Limited health insurance coverage, language differences, food insecurity, environmental exposures and concerns related to immigration status can make it more difficult to prevent disease, manage chronic conditions and receive timely treatment.”Contreras emphasized the cultural values and practices of Hispanic people also influence how they perceive their health and healthcare options.“Family plays a central role in many Hispanic communities and can be an extraordinary source of strength, support and resilience,” Contreras said. “At the same time, family members are often called upon to translate medical information, navigate health systems and help make healthcare decisions for loved ones. Those responsibilities can shape how health information is understood and acted upon.”An Action Plan for Improving Hispanic HealthThere are practical opportunities to achieve equitable cardiovascular health and reduce disparities through community engagement, culturally responsive care, inclusive research and policies that address the underlying drivers of health.“Reducing cardiovascular disease among Hispanic populations demands action at every level,” Contreras said, “from improving access to culturally responsive care and expanding research participation to addressing the social and environmental conditions that shape health.”By addressing both medical risk factors and the social conditions that shape health, experts believe there is an important opportunity to reduce disparities and help more people live longer, healthier lives. Learn more at Heart.org.Photo courtesy of Shutterstock
Trump shattered Canada’s old US relationship. Carney is building a new one in Europe
Canadian Prime Minister Mark Carney is urgently trying to reduce dependence on the United States as President Donald Trump uses tariffs and economic pressure against America’s longtime ally.
NJ small businesses invest in tech despite low confidence
NJ small businesses are increasing technology spending despite lower economic confidence, with many turning to AI to boost efficiency.
Hope College tops out new $65 million economics and business building in downtown Holland
Hope College marked a major construction milestone Thursday with a topping out ceremony for its new $65 million Department of Economics and Business building in downtown Holland.
CW@60: AI will change the economics of business more profoundly tha...
I have spent most of my working life watching technology change what it means to run a business.
Poll: Most voters say Trump has hurt the economy as competitive midterm election looms
Trump’s approval and economic ratings point to a gloomy environment for the GOP, but the race for Congress is closer than in his first midterm, with the Democratic Party still unpopular.
Federal Reserve rate hike reflects new world of sticky inflation and faster growth
President Donald Trump has renewed his attacks on the Federal Reserve after it hiked its benchmark interest rate Wednesday, but the Fed matters less than broader economic trends when it comes to longer-term borrowing costs, economists say.
Fed rate hike reflects new world of sticky inflation, faster growth
President Donald Trump has renewed his attacks on the Federal Reserve after it hiked its benchmark interest rate Wednesday, but the Fed matters less than broader economic trends when it comes to longer-term borrowing costs, economists say
In Chile, even beloved hot dogs feel the economic squeeze
Chileans are feeling the pinch as the cost of living rises, impacting even affordable foods like the completo, the country's version of the hot dog. Official data show Chile is
President Expounds on BRICS Summit Achievements
TEHRAN (Tasnim) – Iranian President Masoud Pezeshkian outlined the achievements of his recent visit to India and participation in the 18th BRICS Summit, emphasizing the need to strengthen multilateralism, expand economic and trade cooperation, and counter unilateralism.
U.S.-Canada trade war further taxes small businesses as costs rise during the Iran war
NEW YORK — A trade war between the United States and Canada is making it more difficult and expensive for small businesses in the economically entwined ...
Fran Pastore (opinion): 'The energy in Stamford is palpable'
'For companies throughout Stamford and Connecticut, the message is simple: investing in women entrepreneurs isn't charity. It's economic development.'
Small businesses, big impact | Inside Blount County's hospitality growth
Oldham Hospitality and Gemini Hospitality are proving that locally-owned restaurants can be real engines of small business growth and economic and community development.
The nation’s premier business group is hitting the road to stamp out socialism
In a six-week trip, the U.S. Chamber of Commerce hopes to convince midterm voters that free markets still offer the best hope for solving the nation’s economic woes.
Sherrod Brown Tries a New Retort to Criticism on Transgender Issues
A spot from the Senate candidate in Ohio seeks to dismiss the Republican Party’s focus on transgender rights as a distraction from economic issues.