SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " three " 6,915 found 🔀 AI-powered Shuffle
Why healthcare stocks are primed to outperform the market: 2 firms
UBS listed three reasons they like the sector, starting with GLP-1 weight-loss drugs.
Microsoft reportedly negotiating closures of multiple Xbox studios, including Psychonauts' Double Fine, South of Midnight's Compulsion and Hellblade's Ninja Theory
The expected Xbox restructuring and lay-offs reportedly include potential closures for three well known games studios.
Denison Athletics Communications Recognized at College Sports Communicators Convention in Las Vegas
Three members of the Denison Athletics Communications team have been honored for their hard work to close the 2025-26 year.
Pirates' Endy Rodriguez: Goes deep in three-hit performance
Pirates' Endy Rodriguez: Goes deep in three-hit performance
MLB issues warning to Giants pitchers for writing Bible verses on Pride caps
Major League Baseball issued a warning to three Giants pitchers who wrote Bible verses on the team's "Pride Night" caps, citing policy violations.
Fowler Packing's Kiah Ruvalcaba recognized among produce industry leaders
Three professionals with deep Central Valley roots have been named to Produce Business magazine's 2026 "40 Under Forty" list, which recognizes emerging leaders across the fresh produce industry — with Fresno-based Fowler Packing Company's
Former Lakers Players, Coach Win NBA Title With Knicks
With the New York Knicks' five-game triumph over the San Antonio Spurs in the NBA Finals, three former Lakers took home a championship. The post Former Lakers Players, Coach Win NBA Title With Knicks appeared first on LA Sports Report.
Downtown Olympia business will close. That’s three since last week
The decision was announced on social media.
'Sopranos' star Joe Pantoliano shares his unconventional recipe for optimal mental health
Joe Pantoliano revealed his three secret weapons for mental and physical health while discussing addiction: masturbation, medication and meditation.
Dodgers Kick Off Homestand Against Exciting Rays Team
The Los Angeles Dodgers will take on the Tampa Bay Rays in a three-game series to kick off a six-game homestand Monday.
"Three Women and Me" Launches a Bold New Health Media Platform Designed to Change the Conversation Around Women's Health and the Issues Families Face Every Day
Award-Winning Producer Charles Mattocks and Bionic Bloom's own Dr Angela Fisher- Join Heather Reilly Hiemstra, Dr. Jenny Vaughn-Curtman, and Dr. Cathleen Gerenger, for a Powerful New Television Series and Podcast Featuring World-Renowned Experts, ...
Portland-area District Attorneys sound alarm on Oregon Mental Health System crisis
Facing what they call a failure in Oregon’s mental health system, the district attorneys from three Portland area counties are speaking out Monday about the imp
Division of Biological Sciences announces five new faculty hires
The Division of Biological Sciences announced today that it has recruited five new faculty members. The incoming cohort represents the best and brightest from across the country, growing all three
Cleanup begins after fire destroys homes, business in Columbia [photos]
Columbia Borough residents are assessing the damage after three homes and a business were completely destroyed in a fire that spread through a block in Columbia Borough on Saturday afternoon.
Topeka Renaissance Festival closes out weekend of entertainment
TOPEKA (KSNT) – The Topeka Renaissance Festival wrapped up its three-day run Sunday, bringing together performers, vendors and visitors for a weekend of costumes, live entertainment and historical-…
iPhone 18 Pro: Three new camera upgrades are coming
Rumors indicate iPhone 18 Pro could bring an especially noteworthy batch of camera upgrades. Here are the three main features rumored.
Rhode Island is about to see a massive political reshuffling
Rhode Island is facing the prospect of sweeping change across all three branches of government. But it won't change the partisan balance.
Here’s Why Baron Real Estate Fund is Constructive on Caesars Entertainment (CZR)
Baron Capital, an investment management company, released its Q4 2025 letter for its “Baron Real Estate Fund”. A copy of the letter is available to download here. Baron Real Estate Fund was recognized as the Best Real Estate Fund Over Three Years at the 2026 LSEG Lipper Funds Awards, reflecting the three-year performance ending December 31, […]
Equip Exposition Dials Up Fun With Three Nights of Epic Entertainment For Attendees
/PRNewswire/ -- Equip Exposition, the award-winning international landscape, outdoor living, and equipment exposition trade show, announced today its 2026...
Wyatt Langford homers on 1st pitch and Rangers beat Red Sox 6-4
Wyatt Langford hit Connelly Early's first pitch over the Green Monster completely out of Fenway Park, and Kyle Higashioka launched a three-run homer to help the Texas Rangers avert a three-game sweep with a 6-4 victory over the Boston Red Sox.
Took 3-week trip through Europe: Worst mistake we made, how to avoid
On our dreamy three-week European trip, the worst mistakes we made had to do with planning, packing, and ignoring Rick Steves' best travel advice.
Honor’s Magic V6 sets three foldable firsts
But the bigger battery is the only one that matters.
'We believe in Pedro'
Pedro Porro has signed a new long-term contract with Tottenham, having made 152 appearances since arriving in January 2023 from Sporting CP. "During the past three-and-half years, he has made huge progress to become one of the best full-backs in the game, and the fact he is about to play in the World Cup for Spain is testament to that."
Pierre Sage signs deal to become new Crystal Palace coach
The Frenchman is set to start work on July 6 after agreeing a three-year deal to succeed Oliver Glasner.
How one millennial hit financial independence in three years
"The biggest factor by far, bar none, is the gap between your income and your expenses," says Cody Berman, who hit financial independence at age 25.
I tested out side hustles for 100 days. There are 3 I still use.
A content creator posted a TikTok series about making $100 a day for 100 days using side hustles. Three years later, she still uses three of them.
One California politician’s unexpected crusade against ultra-processed food
Jesse Gabriel "has passed more food policy in three years than most legislators enact in their entire careers," says one supporter.
Shimano Reinvents Deore Group With New Brakes and Cable-Actuated Drivetrain
Three new derailleurs, all cable-actuated, one with a clutch.
Oil price falls to three-month low and markets rally after US-Iran peace deal
Rolling coverage of the latest economic and financial news
Taboos are on the table at Bury St Edmunds women's health event
Three nurses behind the event say they want women to feel they can have open and honest conversations.
Hurricanes defeat Golden Knights to win Stanley Cup Final
The Carolina Hurricanes won their first Stanley Cup championship in 20 years on Sunday night, using a suffocating defense in Game 6 to shut down the Vegas Golden Knights 3-0 and winning three straight games of a thrilling final filled with momentum swings and spectacular offense.
Hurricanes defeat Golden Knights to win Stanley Cup Final
The Carolina Hurricanes won their first Stanley Cup championship in 20 years on Sunday night, using a suffocating defense in Game 6 to shut down the Vegas Golden Knights 3-0 and winning three straight games of a thrilling final filled with momentum swings and spectacular offense.
Colorado flips three-star offensive tackle from powerhouse SEC program
Colorado football pulled off an impressive recruiting flip Sunday evening, landing a three-star offensive tackle from a top SEC program.
Three-star receiver Anthony Williams commits to UNC
Three-star wide receiver Anthony Williams committed to North Carolina, marking the 11th pledge for the 2026 class.
Hurricanes finish off Knights, win Stanley Cup
LAS VEGAS — The Carolina Hurricanes won their first Stanley Cup championship in 20 years on Sunday night, using a suffocating defense in Game 6 to shut down the Vegas Golden Knights 3-0 and winning three straight games of a thrilling final filled with momentum swings and spectacular offense. Brandon Bussi, who entrance late into […]
Seth Rogen hasn’t spoken to James Franco in 'a long time' and has 'no plans' to work with him again
The actor was accused of sexual misconduct in 2018 and settled the lawsuit three years later.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
The Fable 5 AI Model Just Went Dark. What the US Government’s Playbook Means for AI Companies—and Every Business Leader
Anthropic’s newest AI went dark just three days after launch. What happened next offers a stark warning for any CEO facing a powerful adversary.
Nigel Farage vows to ban foreign nationals from social housing
The Reform UK leader says tenants would have three months to find a new home or face potential deportation.
Multiple homes and a business destroyed in Columbia fire, 8 people displaced
Three homes and a business were completely destroyed in a fire that spread through a block on S. 4th Street in Columbia Borough Saturday afternoon, according to borough officials.
Oklahoma adds commitment from 2027 OL Jaxon Lawler
The Sooners continue to stockpile talent in their No. 3-ranked recruiting haul. The latest commitments comes in the form of three-star OL Jaxon Lawler, who declared for Oklahoma at the tail end of this weekend’s official visit. Lawler camped and earned an offer from position coach Bill Bedenbaugh last week and wasted no time securing […]
Apple still has three unannounced iOS 27 features in the pipeline: report
Apple wrapped up its WWDC 2026 keynote this week, outlining all of its major new software features for the coming...
Steelers defensive star ranked among worst contracts in the NFL
The Steelers have invested heavily in their outside linebacker depth chart but one of the three huge contracts stands above the rest as the worst.
Amputated, one-eyed and unstoppable: how a lion stunned scientists with new hunting tricks - Futura-Sciences
A Lion’s Journey of Survival For years in Queen Elizabeth National Park, western Uganda, a gravely mutilated lion has managed to defy every prediction. Living with only three legs and a single eye, left almost entirely to his own devices, Jacob the lion somehow found a way to stay alive....
Scientists crack a decades-old CO2 problem and triple fuel production
A new catalyst design could significantly improve the conversion of CO2 into methanol, an important fuel and chemical feedstock. Researchers separated key reaction steps across different catalyst sites, avoiding a long-standing trade-off between speed and efficiency. The result was about three times more methanol production than standard commercial catalysts.
Galaxy S27 Ultra Could Finally Address Endless Customer Complaints Of Older Flagships As Samsung Plans Three Upgrades Next Year
The Galaxy S27 Ultra may finally rectify the mistakes of older flagships as Samsung is rumored to introduce three upgrades in 2027
England: BBC Sport pundits choose World Cup XIs
Thomas Tuchel will pick his first England World Cup team on Wednesday, when the Three Lions take on Croatia. BBC Sport pundits choose their starting XIs - who would you pick?
New Steelers safety shares bold prediction for 2026 season
New Pittsburgh Steelers safety Jaquan Brisker has high hopes for the 2026 season, as he predicts the defense could become a top-three unit in the NFL.
Laugh Track: No shortage of funny business at Dartmouth
The Dartmouth spoke with members of three comedic performance groups and a satirical publication on campus to understand how they keep campus laughing.
SBA moves to revise 8(a) rules while preserving tribal, ANC eligibility
Details By Brian Edwards Native Contracting June 13, 2026 The U.S. Small Business Administration has proposed changes to its 8(a) Business Development Program that would eliminate race-based presumptions of social disadvantage for individually owned businesses while leaving eligibility standards unchanged for tribally owned enterprises, Alaska Native corporations and other Native entity-owned participants. In both the title and summary of the proposed rule published in the Federal Register, SBA emphasized that the changes only apply to individually owned firms and “do not impact entity-owned firms,” including tribes, Alaska Native corporation, Native Hawaiian organizations and community development corporations. The proposed rule, announced June 11, would require all individual applicants seeking admission to the 8(a) program to submit evidence demonstrating social disadvantage. Membership in a racial or ethnic group alone would no longer establish eligibility, according to the SBA. For Indian Country, the agency said eligibility standards for businesses owned by federally recognized tribes, Alaska Native corporations, Native Hawaiian organizations and community development corporations would remain unchanged. The proposal comes after the Department of Defense reaffirmed that participation by tribes and Alaska Native corporations in the 8(a) program is based on their political status under federal law rather than diversity, equity and inclusion initiatives. In a May 28 letter to Alaska's Republican Sens. Lisa Murkowski and Dan Sullivan, Under Secretary of Defense for Acquisition and Sustainment Michael P. Duffey wrote that participation by federally recognized tribes and Alaska Native corporations in federal programs is “grounded in their political status as Native Americans, not DEI initiatives.” The SBA proposal follows a 2023 federal court ruling that found unconstitutional the program's rebuttable presumption that members of certain racial and ethnic groups were socially disadvantaged. SBA Administrator Kelly Loeffler said the proposed rule would establish a single standard for individually owned applicants by requiring evidence of social disadvantage. The 8(a) Business Development Program provides participating firms with business development assistance and access to federal set-aside and sole-source contracting opportunities. The program remains a major source of federal contracting revenue for tribal enterprises and Alaska Native corporations. Native-owned firms received $16.1 billion of the program's approximately $26 billion in federal contract awards during fiscal 2024, according to data previously reported by Tribal Business News. The proposal also arrives amid ongoing concerns from Native contractors about SBA administration of the program. In May, the Native American Contractors Association and 53 Native-owned businesses urged SBA to address delays in processing 8(a) applications, saying some reviews had stretched beyond regulatory deadlines and appeared to have stalled since August 2025. The proposed rule is open for public comment through July 13. The Federal Register notice does not reference tribal consultation or indicate whether SBA determined consultation was unnecessary because tribal eligibility standards are unchanged. The SBA has not announced when the proposed rule would take effect. The agency is expected to accept public comments before issuing a final rule.About The AuthorAuthor: Brian EdwardsBrian Edwards is associate publisher and associate editor of Tribal Business News and Native News Online. He is a longtime publisher, editor, business reporter and serial entrepreneur. Subscribe Today!Other Articles by this authorDefense Department reaffirms tribal, ANC eligibility in SBA 8(a) programTribal heritage projects eligible for up to $100K in federal funding through NPS programIHS launches tribal long-term care construction initiative with three projectsIḷisaġvik College acquires site for long-planned Utqiaġvik campus This article is available to paid digital subscribers. Click here to sign in or get access.
Hundreds help kick off first ever Utica Unity Weekend
Face painting, cotton candy ring toss and more greeted children at Carnival Day the Utica Recreation Center on Saturday — and that was just one of the three days dedicated to Utica Unity Weekend, hosted by the city Youth Bureau and several community organizations.
ENTERTAINMENT: Film tracks four emerging opera stars; MacArthur Museum screens ‘The Forgotten War’
The MacArthur Museum of Arkansas Military History screens the documentary “The Forgotten War,” examining the three years of heavy combat in the Korean War from the perspective of soldiers that fought it.
Living with strangers instead of friends after college; worth it
When I moved to San Francisco after college, I signed a lease with three strangers I met online. So far, it's been easier than living with friends.
Living with strangers instead of friends after college; worth it
When I moved to San Francisco after college, I signed a lease with three strangers I met online. So far, it's been easier than living with friends.
Your brain can keep improving into your 90s, study finds
A three-year study of nearly 4,000 adults ranging from age 19 to 94 found that brain health can improve at any age, challenging the common belief that mental sharpness must decline as we get older. Participants spent just a few minutes a day on brain-training activities, and researchers found measurable gains across multiple aspects of brain health, including thinking clarity, emotional well-being, and sense of purpose.
Your brain can keep improving into your 90s, study finds
A three-year study of nearly 4,000 adults ranging from age 19 to 94 found that brain health can improve at any age, challenging the common belief that mental sharpness must decline as we get older. Participants spent just a few minutes a day on brain-training activities, and researchers found measurable gains across multiple aspects of brain health, including thinking clarity, emotional well-being, and sense of purpose.
Braves look to stop slide in game against the Mets
Atlanta Braves (45-24, first in the NL East) vs. New York Mets (31-38, fifth in the NL East) New York; Saturday, 4:10 p.m. EDT PITCHING PROBABLES: Braves: Martin Perez (4-3, 3.02 ERA, 1.06 WHIP, 47 strikeouts); Mets: Sean Manaea (1-1, 5.02 ERA, 1.44 WHIP, 45 strikeouts) LINE: Mets -113, Braves -106; over/under is 8 1/2 runs BOTTOM LINE: The Atlanta Braves head into the matchup with the New York Mets as losers of three straight games. New York has gone 17-17 in home games and 31-38 overall.
Athletics' Gage Jump: Allows three runs in no-decision
Athletics' Gage Jump: Allows three runs in no-decision
Delaware Senate passes key healthcare bills designed to combat rising costs
Three Senate bills, aimed at addressing rising healthcare costs in the state, were passed June 11.
Top 2027 high school football prospects in Pennsylvania
Pennsylvania has long been an under-the-radar hotspot for high school football talent, and the 2027 class might be its best in recent memory. This year’s crop features three five-star prospects in the Rivals Industry Ranking — tied with California and just one behind Florida. The class isn’t just top-heavy, though. Twelve players in the state […]
AC units stolen from Granby St. businesses
NORFOLK, Va. (WAVY) — For the past three years, Lomo Pizzeria has been serving hot pizza pies four days per week on Granby Street in Norfolk. Normally open on Fridays, on this particular Friday the…
Michigan nursing home cited 18 times for health violations in past year
Medicare gave the facility two stars out of five, based on the most-recent state inspection, completed in March, and the previous three years of complaint- and infection control-related inspections.
Game 71: Cardinals at Twins
A three-day homestand so the players can water their houseplants which they totally forgot to do before the road trip.
Aaron Sorkin reveals why Jesse Eisenberg declined to return as Mark Zuckerberg for 'The Social Reckoning'
Aaron Sorkin spent three days trying to convince Jesse Eisenberg to reprise his role as Mark Zuckerberg in 'The Social Reckoning,' but the actor refused.
Dolphins 90 in 90: Cam Miller looking for QB3 role
Can Cam Miller hold off a former rival quarterback and force the Dolphins to keep three passers on the roster?
With three sports tournaments ongoing, MGM Springfield is expecting a busy weekend
Here at MGM Springfield where anticipation for the USA’s opening match against Paraguay has already started
Mr. Rich to bring ‘Super Science’ show to Clarksville-Montgomery County Public Library
Get ready for an exciting morning of discovery as the Clarksville-Montgomery County Public Library presents Mr. Rich Super Science on Friday, June 26, with three shows starting at 10:00AM, 10:45AM, and 11:30AM at the main library located at 350 Pageant Lane.
Each of SpaceX's three business units have a moat, says Entrepreneur Shares' Joel Shulman
Jan Van Eck, VanEck Funds CEO, and Joel Shulman, Entrepreneur Shares CEO, join 'Power Lunch' to discuss SpaceX's first day of trade, Starlink's capability and much more.
Rochester business hopes to attract new customers with free World Cup watch parties
Little Thistle will have three beers on tap for just $5.
Vanderbilt Health and Fifth Third Bank partnership gave lucky families another bundle of joy
The 53 Babies campaign gave babies born on May 3 at three Vanderbilt Health hospitals $1,053 toward a 529 college savings plan.
Consumer sentiment rises for the first time in three months
Consumer sentiment may finally be recovering after falling to historic lows due to wartime price spikes.
JMIR Publications Signs Three-Year Open Science Partnership with MetaROR
JMIR Publications, a leading publisher of academic journals dedicated to digital health and open science, today announced it has signed a Memorandum of Understanding (MOU) for a three-year partnership with MetaROR (MetaResearch Open Review).
Dodgers notes: Shohei Ohtani, Justin Wrobleski, Tanner Scott
Shohei Ohtani has set the baseball world on fire on the mound despite his most recent start on Wednesday, and he’s been picking up the pace with the lumber as well since May 12. Ohtani capped off the three-game set in Pittsburgh with his second home run in as many games while reaching base four […]
Doctor Addresses Big Question After Trump, 79, Sets Alarming Health Record
Trump was probed by 22 specialists during a three-hour checkup.
Record-breaker Dunn reflects on Bath journey
From birthday parties at The Rec as a child, to three consecutive Prem Rugby semi-finals at this hometown stadium, Bath hooker Tom Dunn looks back on his incredible career.
Matt Damon is ready to wake up the “Bourne” franchise and is looking for ideas
Damon was regularly churning out entries in the action series every three to five years, but it's been 10 years since the fifth and last film, "Jason Bourne."
Sports betting popularity in Ohio continues to climb amid World Cup, NBA Finals
It's been more than three years since sports betting became legal in Ohio. It's now a multibillion-dollar industry in the Buckeye State.
Saints blank Mud Hens for second-straight win
Five pitchers combined on a four-hit shutout as St. Paul made it two wins in a row at Toledo with a 1-0 victory Thursday night. Austin Voth made his second start for the Saints. He didn’t qualify for the win, but struck out eight batters while allowing three hits and four walks over 4 2/3 innings of work. Drew Smith relieved him with two on and two out in the fifth and extinguished the Mud ...
Endeavor Games bring adaptive sports competition across Oklahoma
The Endeavor Games kick off Thursday, featuring more than 250 athletes competing in 12 adaptive sports events, including three new additions, across multiple Oklahoma venues.
R.I. to make crash data public after years of secrecy
The House and Senate also passed three bills in response to ICE actions, prohibiting civil arrests at R.I. courthouses without a valid judicial warrant.
What is BYU QB Bear Bachmeier’s Ceiling?
2025 was one of the best seasons in BYU football history. They won 12 games for just the fifth time in school history. They made the Big 12 Conference Championship Game and won an exciting Pop-Tarts Bowl over Georgia Tech. They finished ranked No. 11 in the final AP poll. Only three BYU teams ever, […]
Lightning star Nikita Kucherov wins MVP trophy over Connor McDavid in closest vote in 24 years
Three different players got at least 50 first-place votes each.
WATCH: Trump signs proclamation opening more protected ocean areas to commercial fishing
President Donald Trump opened three marine protected areas in the Pacific Ocean to commercial fishing with a proclamation on Thursday that he said will boost the U.S. seafood industry.
NC State football up to 15 commitments for 2027
NC State’s 2027 recruiting cycle is going well by Dave Doeren standards—call it Gunnermentum. Gunnercitement! Gunner … hell, I don’t know. NC State has 15 verbal commitments with the addition of offensive lineman Jacob Burns, a high-three-star prospect from Georgia. Burns is the fourth player to commit to NC State since Sunday, joining safety Alex […]
Dodgers vs. Pirates game chat
Justin Wrobleski and the Dodgers face the Pirates before heading off to Chicago for a three-game set with the White Sox. Thursday’s game info
What's New in the iOS 27 Photos App
The Photos app is one of a handful of apps that Apple paid extra attention to in iOS 27. It has multiple improvements to performance, and several quality-of-life upgrades. There are also new AI photo editing tools that use Apple Intelligence. AI Tools There is a set of AI photo editing tools in the Photos app, accessible by tapping on the icon featuring three sliders, and then selecting the Apple Intelligence icon labeled "Tools".
Carrie Coon hasn't seen the 'material results' of “White Lotus” success: 'I still have to fight'
The three-time Emmy nominee doesn't think her career has "leveled up" since appearing in the hit series like many might expect.
Apple hinted at three new products this week with fall launches rumored
Apple’s WWDC announcements for iOS 27 were packed with hints about new hardware, including three new products expected to launch this fall.
NBA Champion Robert Horry Wants Caitlin Clark To 'Protect Herself'
Caitlin Clark received some straightforward advice from a seven-time NBA champion earlier this week. It's no secret that Clark has dealt with plenty of physicality since entering the WNBA in 2024. Roughly three weeks ago, the star guard for the Indiana Fever had a heated exchange with Golden State ...
Cambridge Local first to host second annual 617 Day small business summit
The event, hosted in Somerville, will include a networking breakfast, followed by three panels featuring local business owners.
MIT affiliates win 2026 Hertz Foundation Fellowships
Three MIT students and an incoming graduate student have won 2026 Hertz Foundation Fellowships. The fellowships in applied sciences, engineering, and mathematics recognize doctoral students who are pursuing solutions to the most pressing challenges in science and technology.
The 3 sectors where wage growth is still outpacing inflation
New data showed inflation outpaced wage growth for the second consecutive month in May. Three major sectors still have higher wage growth.
Grounds for celebration: Dean’s Beans named Massachusetts Rural Business of the Year
When founder Dean Cycon stepped down from his Dean’s Beans Organic Coffee Co. in 2023, he didn’t look for a wealthy outside buyer or a massive conglomerate to take over. Instead, he handed the keys directly to the roasters, packers and office staff who helped him build the brand. Three years into its journey as […]
‘Crimson Desert’ Studio Says Steam Charts Helped It Hit 6 Million Sales
Crimson Desert has just sold 6 million copies in the last three months, and Steam Charts is being cited as helping to market the game for free.
Health plans say AI is pushing healthcare costs higher
Nearly 70% of surveyed health plans said providers’ use of AI documentation and coding tools was a top three trend inflating commercial healthcare costs next year, according to a new report from PwC.
Senate map tightens as top forecaster moves 3 races toward Democrats
Sabato's Crystal Ball shifts three Senate races toward Democrats, saying they have a clearer path to winning the majority in the midterm elections.
Heart Health Biotech Kardigan Seeks $373.3 Million in US IPO
Kardigan Inc. is seeking to raise $373.3 million in a US initial public offering to help fund three late-stage drugs that target cardiovascular diseases.
Is It Time To Reassess Live Nation Entertainment (LYV) After Recent Regulatory Scrutiny?
Wondering whether Live Nation Entertainment at around US$167.50 is priced for perfection or still offers room for value is a fair question for any investor looking at the stock today. Recent returns, including 2.0% over the past week, 2.8% over the past month, 15.3% year to date and 16.7% over the last year, along with a 92.4% three year return and 92.0% five year return, show how much sentiment on the stock has shifted over different time frames. Recent news coverage has focused on Live...