SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " tune " 1,074 found 🔀 AI-powered Shuffle
Trump’s request for a review of Folarin Balogun’s red card has become a global test of FIFA’s political neutrality
The U.S. striker’s red-card ban was suspended after President Trump personally asked FIFA president Gianni Infantino for a review.
‘Our business today is not healthy’: 1,600 Xbox employees among the 4,800 laid off by Microsoft as it looks to ‘reset’ gaming division
A third of Microsoft's global layoffs were Xbox employee as the company reduced its workforce by 2.1% globally.
Video games are a fortune. Blame Trump and AI.
Spiking console prices are a clear sign of inflation—especially for one key voting bloc.
As higher airfares and gas prices make vacations ‘crazy expensive,’ small business owners say Americans are staying closer to home this summer
“This summer, we’re still doing a couple overnights and the lake house, but nothing else.”
Shark Tank’s Kevin O’Leary says if he were 25 today, he’d chase these two booming opportunities in the world of AI
O'Leary says young entrepreneurs shouldn't chase flashy AI, they should instead try to build its backbone.
Mark Zuckerberg takes business calls on a jet ski wearing his $800 Meta glasses—and insists ‘the other person could not tell’
Zuckerberg is convinced smart glasses will replace the smartphone—and he's spending billions to prove it, even as Reality Labs posts a $19.2 billion loss.
The CEO using AI to double revenue with 1,000 fewer hires: ‘Nobody’s going to replace the last mile’
"I was having a conversation this weekend with Claude and it was a pretty in-depth conversation," W.J. Werzyn told Fortune. And then it hallucinated.
Politics is personal for a CT attorney. She’s also a Haitian immigrant now running for Congress
After a years-long journey in search of the American Dream, she eventually received her law degree, bought a home at the age of 30, and is now raising three children with her husband.
America’s entrepreneurial boom begins long before venture capital
Latino-owned businesses added 180,000 net new firms between 2017 and 2023 while white-owned firms declined — and the talent pipeline behind that growth runs through Minority-Serving Institutions now facing funding uncertainty.
ENTERTAINMENT: ‘Moulin Rouge! The Musical’ onstage at WAC
A touring company brings “Moulin Rouge! The Musical” (a jukebox musical featuring tunes from Jacques Offenbach to Lady Gaga with a book by John Logan, based on Baz Luhrmann’s 2001 film) to Fayetteville’s Walton Arts Center.
Ukrainian drones target more Russian oil infrastructure as fuel crisis adds political pressure on Putin, who shrugs off attacks as ‘not critical’
Ukrainian President Volodymyr Zelenskyy described the attack as part of Ukraine’s “long-range sanctions” against Russia.
Beyoncé Releases New Song ‘Morning Dew (Donk)’ As Fourth Of July Surprise
Beyoncé is setting off some Independence Day fireworks of her own, releasing a new song called “Morning Dew (Donk)” as a surprise 4th of July gift to fans. Listen to the slow-groove tune below. The so...
For one small business, AI was key to a quick start and expansion
Here Now Health isn't an AI-based company, but its quick path from an idea in founder Michelle Turner's mind to an operating mental health platform for foster children relied deeply on the technology now restructuring the U.S. economy. Working from her Virginia Beach home, she used AI tools to school herself in startup culture, create a business plan and fine-tune a presentation for early-stage investors. Funding began to flow, and the company, launched in January 2025, now has 16 employees and is certified in three states to provide Medicaid-funded mental health counseling for children entering the foster system, a gap in care she identified through her own experience as a foster parent.
The World Cup is just now discovering Middle America’s big heart. These Irish bingo kingpins built a $24 million business knowing it all along
Craig Reynolds and Will Meara launched Bingo Loco in a Dublin basement in 2017. Nine years later, Locomotive sells a million tickets a year in 300 cities.
The sports economy is unaffordable at the bar, let alone the stadium
New data shows fans are going into debt for tickets — and one in five can't even afford to watch out at a sports bar.
Scott Bessent goes after the top Mexican cartel’s new billion-dollar business: gas stations
Treasury sanctioned two men and nine firms tied to a Jalisco cartel fuel-theft ring that reportedly nets tens of millions a year across 21 Mexican states.
Stripe, Visa and over 140 other businesses to launch stablecoin to rival Tether and Circle
Other big-name participants include BlackRock, American Express, and Google.
The John Rogers Contrarian Playbook: How Envista, MSG Entertainment, and Smucker Stack Up for Retirement Investors
John Rogers built his fortune hunting unloved stocks that the market abandoned too soon, but three of his favorite contrarian bets look very different when filtered through the lens of retirement income and low volatility.
Expelled from Neptune HS, Harvard-trained doctor now NYC health chief
Dr. Alister Martin faced unusual obstacles on his path to becoming New York City health commissioner, getting expelled from Neptune High School.
Inside the new space shuttle ‘Endeavour’ exhibit at California Science Center
NBC News’ Gadi Schwartz previews the new exhibit at the California Science Center, where visitors will soon be able to view NASA’s space shuttle Endeavour in its ready-to-launch position.
Hormel Foods Announces Agreement to Sell Ceratti Business in Brazil
/PRNewswire/ -- Hormel Foods Corporation (NYSE: HRL), a Fortune 500 global branded food company, today announced it has entered into a definitive agreement to...
Nintendo has suddenly announced a new Direct livestream for tomorrow
Whether you are a kid or a squid, you can tune in for more details on the single-player adventure game.
Wendy Schmidt: Three centuries of science is something to celebrate
George Washington Died Not Knowing Dinosaurs Existed. Three Centuries Later, Science Has Never Needed More Defense.
Wendy Schmidt: Three centuries of science is something to celebrate
George Washington Died Not Knowing Dinosaurs Existed. Three Centuries Later, Science Has Never Needed More Defense.
Who slept worst last night: Valtteri Bottas
The Finn had a rough weekend in Austria, battling reliability issues that echoed the fortunes of backmarkers of old
AWS CEO says replacing young employees with AI is ‘one of the dumbest ideas’—and bad for business: ‘At some point the whole thing explodes on itself’
Amazon laid off 14,000 employees this fall, but CEO Andy Jassy denied the reductions were related to AI.
Ex-Google engineer says Larry Page, Sergey Brin and Sundar Pichai share the same trait—it’s the lesson he swears by as a $7.2 billion AI CEO
$7.2 billion AI founder Arvind Jain ‘observed’ Sundar Pichai at Google for years before he became CEO—he learned you need to ‘think crazy’ to be successful
Ex-Google engineer says Larry Page, Sergey Brin and Sundar Pichai share the same trait—it’s the lesson he swears by as a $7.2 billion AI CEO
$7.2 billion AI founder Arvind Jain ‘observed’ Sundar Pichai at Google for years before he became CEO—and learned you need to ‘think crazy’ to be successful
3 million Americans have dropped Obamacare health coverage over past year, after Republicans let federal subsidies expire
KFF expects the total number of people in the government healthcare program to continue to decline throughout the year, potentially to a low of about 17.5 million from 19.2 million now.
Tony Goldwyn recalls Hollywood 'people that were mean' changing their attitude toward him after this hit film
Tony Goldwyn said that Hollywood colleagues treated him as if he 'had the plague' when he was an unemployed actor, and those same 'mean' people changed their tune after this hit movie.
His Fortune’s From the Trash Business. His Basquiats Are Priceless.
In the last few years, waste-management billionaire Patrick Dovigi has become one of the biggest art collectors on the scene. But he’s still under the radar—maybe the shots fired on his home have something to do with that.
Morgan Stanley on life after selling your business: a roadmap for entrepreneurs
Selling your company can be the financial win of a lifetime — and one of the most disorienting transitions you'll ever face.
Walmart’s $1.4 billion Vibe.co deal is a direct shot at Amazon’s booming ad business
With a $1.4 billion deal for Vibe.co, Walmart is aiming to capture the ad dollars of smaller brands.
They poured fortunes into trying to join Congress
Of the most expensive self-funded congressional campaigns since 2000, only four out of 20 were successful.
The ‘tech neck’ time bomb: why 43 million young Americans could cripple U.S. health care within a generation
A spine surgeon warns that smartphone addiction is quietly deforming the spines of Gen Z and Gen Alpha.
Business is moving past the tech bro era and learning to value ‘real people, real places’
Also: All the news and watercooler chat from Fortune.
455 individuals charged with perpetrating healthcare fraud to the collective tune of $6.5B+
The defendants include 90 physicians and other licensed medical professionals.
Hackensack Meridian to upgrade pediatric behavioral health tech
Edison, N.J.-based Hackensack Meridian Health Foundation has received nearly $150,000 from the Dunkin’ Joy in Childhood Foundation to support new technology at Hackensack Meridian K. Hovnanian Children’s Hospital in Neptune, N.J. The funding will support the installation of five interactive media walls in the Pediatric Emergency Department’s Behavioral Health Unit, according to a June 22 […]
Polymarket allegedly faked trades. Chances are slim Trump admin investigates, says sports-betting attorney
A recent Wall Street Journal investigation found that the prediction market hired influencers to stage fake trades as part of its marketing campaign to attract U.S. users.
United Nations: business can’t build economic resilience from the sidelines
As geopolitical risk rises and the $4 trillion SDG financing gap widens, blended finance will only scale if companies help design systems.
New Orleans Summer Entertainment & The Omni Hotel Controversy
This week on The Get Down, John Stanton breaks down the week ahead in New Orleans, including the City Council's final vote on the controversial Omni Hotel redevelopment plan. googletag.cmd.push(function() { googletag.display('ad-1492300'); }); Jake Clapp shares some upcoming entertainment picks, including Ilana Glazer's tour stop at the Joy Theater, and we take a look at summer bucket list ideas in The Pearl for making the most of the season in New Orleans.Be sure to grab a copy of our latest issue of Gambit and stay tuned for the latest on all things New Orleans at bestofneworleans.com. .donate-gambit-article-module-container { text-align: center; padding: 10px; /* background-color: #24da6d; */ background-color: rgb(153, 0, 0); margin-bottom: 20px; } .donate-gambit-article-module-title { font-weight: bold; color: #fff; } .donate-gambit-article-module-copy { color: #fff !important; font-size: 16px; } .donate-gambit-article-module-button { background-color: black; width: 50%; border-color: black; font-size: 16px; } .donate-gambit-article-module-button:hover { background-color: black; } @media only screen and (max-width: 600px) { .donate-gambit-article-module-button { font-size: 14px; width: 100%; } .donate-gambit-article-module-copy { font-size: 14px; } } BECOME A GAMBIT MEMBER AND JOIN OUR KREWE TODAY For more than 40 years, Gambit has covered New Orleans, for New Orleans. We’ve stood up to city hall with you, cheered the Saints with you, danced in the streets with you and cried over our collective loss with you. And we’re plannin’ on being here for 40 more. To do that, we need your help. Become a Gambit member today and help us continue our mission SUPPORT GAMBIT
Veteran Middle East CEO says business in the region isn’t retreating—it’s resetting
Also: All the news and watercooler chat from Fortune.
Ezekiel Emanuel: My father lived into his 90s. He understood something many successful men miss
The wellness industry wants you obsessing over biomarkers and supplements. One physician's life offers a simpler—and more effective—blueprint for aging.
Richard Garriott Wants To Take Ultima Back From EA
The eccentric Lord British wants to retake the RPG series that made him a fortune without spending one
‘I literally was crying last night because I’m nervous about what I’m going to find out’: a record 51% of Americans aren’t ‘cost secure’ on health
Half of Americans couldn't reliably afford healthcare, before the Medicaid cuts even started.
A Saints legend is selling fans a piece of professional sports for $500
Marques Colston's Champion Fund opens an owners-only world to anyone with a few hundred bucks. The catch: 5.75% in annual fees.
From $500 to $1tn: How Elon Musk built his fortune
From a video game sold for $500 (€430) as a teenager to a business empire spanning rockets, electric vehicles, AI and brain implants, Elon Musk has spent decades building companies that have reshaped multiple industries. Here's a look at the businesses behind the world's richest man.
Blue Jays’ Yimi García Not Yet Ready to Return
Yimi García's velocity was down during Thursday's rehab appearance, which was initially supposed to be his last tuneup before rejoining the Blue Jays.
Georgia Republicans choose Collins for Senate and Jackson for governor, a mixed result for Trump
Georgia Republicans delivered a split decision for Donald Trump in Tuesday runoffs, opting for the president’s preferred U.S. Senate candidate but rejecting his choice for governor in favor of a billionaire first-time candidate who spent freely from his personal fortune to win the nomination.
He fled Iran for the American dream, became a millionaire, and could have retired—instead, he built the health tech that saved his father from cancer
Health tech millionaire escaped Iran with nothing—now he skips lunch, spends $500 a month on carrot juice, and bought his whole team Rolexes.
CBS will pay for Stephen Colbert's 'Peanuts' music licensing gag from 'Late Show' finale
CBS will pay the licensing fee for the use of Vince Guaraldi's 'Linus and Lucy' after Stephen Colbert's house band played the tune on 'The Late Show' finale — but there's a twist.
Gabe Halimi
Fortune Brands Innovations welcomes Gabe Halimi as its General Manager, Connect Products – Water.
Basketball vs. the Beautiful Game: the fight for America’s summer sports attention
Two mega-events, record ratings, and billions in broadcast rights: the collision that will reshape sports media for a generation.
The management lesson behind FedEx Freight’s break from FedEx
Scale can sometimes become a constraint.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Middle-aged adults taking GLP-1s for obesity can save over $192K on lifetime medical costs, higher if they don’t have college degrees, new study finds
The National Bureau of Economic Research paper's lead author hopes putting a dollar value on the benefits of GLP-1s will lead to better access
Mizuho Raises CVS Health (CVS) Price Target on More Stable Policy Environment
With an annual dividend yield of 2.65%, CVS Health Corporation (NYSE:CVS) is included among the 12 High Yield Fortune 500 Stocks to Buy Now. America’s leading health solutions company, CVS Health Corporation (NYSE:CVS), provides advanced health care from pharmacy services and health plans to health and wellness. On June 8, Mizuho upped its price target on […]
Trump at 80 works to project strength as political woes mount
He is struggling to end an unpopular war with Iran, some fellow Republicans have begun to resist his ideas and polls show his support outside his devoted base is waning.
Jamie Dimon says remote work breeds ‘rope-a-dope politics’ and stunts young workers’ growth
The JPMorgan CEO has a message for remote workers: The customer comes first.
Scientists Recreated Nuclear Fallout in a Lab. Here’s What Happened Next.
Nobody wants a nuclear event, other than those prepper weirdos who secretly need one to justify the small fortune they spent on a fallout shelter.
From Olivia Rodrigo to The Fall of Sir Douglas Weatherford: your complete entertainment guide to the week ahead
The multiple Grammy-winner muses tunefully on love’s ups and downs, while Peter Mullan stars as a local historian in a new comedy drama
AI can be a ‘secret sauce’ or a way of ‘democratizing mediocrity’—Here’s how business leaders are getting the best of the technology
AI tools can be the most effective and well-designed in the world, but two people can use the same tool and get to vastly different results.
AI was supposed to cut health care costs. One of its first jobs was charging you more, PwC report shows
AI is one of five potential drivers of health costs climbing up to 9% in 2027, according to PwC.
Braves versus White Sox rain delay updates
It’s raining in Chicago, y’all. The weather has not been conducive to playing baseball most of the afternoon in Chicago. Here’s a forecast. Looks decent at 10pm and it appears that MLB wants this game to happen and happen in front of 25 people. Stay tuned for updates.
American taxpayers have spent $33 billion on sports stadiums. They got fewer seats—and higher prices
"No one has ever built a new stadium and made tickets cheaper. No one’s trying to.”
First Look: Rimpact's Bolt-on Tuned Mass Damper for Gravel Bikes Promises to Reduce Fatigue
Rimpact claims the device makes for a comfier ride, but doesn't aim to displace the job of a suspension fork.
Chevron’s CFO on why finance chiefs are defining AI’s business value
Eimear Bonner, a former CTO, explains how the finance organization is using AI.
ENTERTAINMENT: Flag Day concert, ‘Anastasia’ musical on weekend ‘set list’
The Little Rock Winds’ 29th annual Flag Day concert, 7 p.m. Sunday on the old parade ground behind the MacArthur Museum of Arkansas Military History in MacArthur Park continues the band’s America250 celebration with a program of marches, patriotic songs, and pop tunes.
ENTERTAINMENT: Flag Day concert, ‘Anastasia’ musical on weekend ‘set list’
The Little Rock Winds’ 29th annual Flag Day concert, 7 p.m. Sunday on the old parade ground behind the MacArthur Museum of Arkansas Military History in MacArthur Park continues the band’s America250 celebration with a program of marches, patriotic songs, and pop tunes.
Tuned-Out Middle
Tuned-Out Middle are defined largely by their relatively low levels of interest in politics and participation in elections. While they are roughly equally likely to associate with the Republican and Democratic parties, most don’t identify as partisans, and they tend not to hold strong positions on political issues. Just 32% voted in the 2024 election. […]
Study splits Americans into nine political groups. Where do you belong?
Polling 10,000 Americans, the Pew Research Center found divisions on the political left and right, plus the Tuned-Out Middle.
Quit job at Fortune 500 company to care for mom, now can't pay bills
Kathy Mullen, 64, left her job at a Fortune 500 company to care for her mother with Alzheimer's, negatively impacting her health and finances.
Fire Emblem: Fortune's Weave's world map is partially inspired by medieval Spain, even if the Dagdan Empire setting looks much older
The next Fire Emblem is mixing Greek and Roman influences with names borrowed from medieval Spain, but the map is completely different.
Health care’s AI dividend is real. The fight now is over who reaps the gains
Also: All the news and watercooler chat from Fortune.
Fire Emblem: Fortune's Weave boxart, screenshots
Following today’s Nintendo Direct, the official boxart has come in for Fire Emblem: Fortune’s Weave. We also have a new set of screenshots. Here’s an overview of the game: The Heroic Games are about to begin! A brand-new entry in the Fire Emblem series is coming to the Nintendo Switch 2 system. Discover an intertwining story of strength and steel...
Nintendo Confirms Fire Emblem: Fortune's Weave Switch 2 Release Date
Nintendo has shown off more of the upcoming Fire Emblem: Fortune's Weave, and finally given the game a release date.
Fire Emblem: Fortune's Weave gets Nintendo Switch 2 release date, Dagdan Collection revealed
After it was announced close to a year ago, Fire Emblem: Fortune’s Weave received its release date on Nintendo Switch 2 today. The game will be available on September 17, 2026. A special edition has also been revealed, pictured above. We originally found out about Fire Emblem: Fortune’s Weave during a Nintendo Direct last September. Nintendo only committed to a...
Meet the Walmart exec who runs a $96 billion business that would sit between Tesla and Target on the Fortune 500
Sam's Club CEO Latriece Watkins runs a $96 billion business within Walmart.
Reward or threat? Omnisend offers quarterly raises for employees who use AI to drive business impact—and says those who don’t will get left behind
For Q1, the first quarter with the initiative in place, just over half of the company’s 246 employees qualified and received raises between 2% and 4% so far.
Corporate America Is No Meritocracy. Just Ask Women
Back in 2008, there were 12 women running Fortune 500 companies. Even though that equaled a measly 2.4%, it was still progress. A decade earlier, that number was 0.4%, or just two women (Jill Barad at Mattel Inc. and Marion Sandler at Golden West Financial Corp.).
State Assemblyman Alex Bores speaks on AI and politics
State Assemblyman Alex Bores, a candidate for New York's 12th Congressional District, speaks with NBC News’ Gadi Schwartz about why some top artificial intelligence companies are opposing his candidacy and whether AI should play a role in politics.
Jenn Landis rebuilt Citi’s Wall Street credibility. Her reward: CFO of a $22 billion business
Landis, who spent five years leading investor relations, will become CFO of the Markets business effective early August.
Planet nine mystery deepens as new discovery challenges hidden planet theory
Astronomers have spent years searching for a possible hidden giant planet far beyond Neptune. Unusual orbits among distant Kuiper Belt objects have fueled the Planet Nine theory, but recent discoveries are challenging the idea by showing more stable motion than expected. If Planet Nine exists, it may be much farther away than originally thought.
BOSS Summit Miami Helps Owners Maximize Business Exit Value
BOSS Summit Miami brought business owners together to learn exit planning, tax strategies, wealth preservation, and M&A.
What music came before New Orleans jazz? A new exhibit explores early Louisiana tunes.
A student of African American music history, John Davis came to New Orleans in search of the sound that came before jazz. This museum exhibit displays what he discovered.
These 9 Missouri businesses made the Fortune 500 list this year
For the eighth year in a row, Centene is the highest ranked Missouri-based business on Fortune's list of the 500 largest American companies. It sits at No. 19 — up four spots from last year's list.
How Howie Mandel turned a panic attack into a mental health movement and helped build a company now worth hundreds of millions
Howie Mandel did a campaign with NOCD, a telehealth app to help spread awareness of OCD. Out of that campaign, Billy Bob Thornton and "celebrity galore" reached out.
Alan S King
Scope of work: King chairs the firm’s national labor and employment practice, advising Fortune 500 companies, municipalities and minority-owned businesses in employment litigation. He also serves as first deputy general counsel and is a certified mediator and arbitrator with the American Arbitration Association.Significant case: He secured victories for employers, including United Airlines and Michigan TV station WZZM, winning summary judgment in discrimination and retaliation claims.Other contributions: King is president of the board of Children First Fund, supporting Chicago Public Schools, and is a producer of the Chosen Few Picnic & Festival.
William H. Macy talks new Hulu show, distillery business and plays some tunes
Legendary actor William H. Macy is in Chicago to promote his new show on Hulu called "The Land," his distillery business venture, and even plays us a few tunes.
California falls behind Texas in Fortune 500 ranking
This year, 57 of the top companies are headquartered in Texas, compared with California’s 56. It’s a reversal from two years ago when the Golden State had the pole position.
Super Yooka-Laylee Kart announced, first details and trailer
Playtonic just unveiled its next game, which is Super Yooka-Laylee Kart. The company says it’s planning the game for PC with other platforms to follow – we’d be shocked if Nintendo Switch 2 / Switch isn’t a part of the plan. Playtonic did tell us: “we absolutely love the Nintendo Switch and are die-hard Nintendo fans ourselves, so stay tuned...
Melinda French Gates is done waiting for health care to take menopause seriously
Celebrities like Halle Berry and Naomi Watts have jumped on menopause startups. Now Melinda French Gates is throwing her weight behind the category—with philanthropic dollars.
'Every Year After' showrunner has a 5-season plan for the series
'Every Year After' showrunner Amy B. Harris has big plans for Barry's Bay, including a season 2 that will adapt Carley Fortune's 'One Golden Summer.'
After big offensive effort, Giants look to quell Cubs' momentum
The San Francisco Giants have put together some stellar offensive efforts in the past week, while the Chicago Cubs are hoping a dramatic rally will change their recent fortunes.
The Week in Business: MN’s Next Fortune 500 Female CEO?
This week's top stories from Twin Cities Business.
‘The next China is still China’: McKinsey’s Joe Ngai and Nick Leung on why global business can’t write off the Chinese economy
“You can’t find another China. There’s no other China out there now," Greater China chair Joe Ngai says.
California loses Fortune 500 crown to Texas as billionaire tax threat looms
Governor Greg Abbott calls Texas the "undisputed headquarters of headquarters" as the state surpasses California with 57 Fortune 500 companies.
Scientists discover a quantum effect that could eliminate batteries
Researchers have discovered how microscopic imperfections and atomic vibrations can be used to control a powerful quantum effect in an advanced material. The effect can turn alternating electrical signals from the environment directly into the kind of current electronic devices need, without traditional components. As temperature changes, the signal can even flip direction, giving scientists a new way to tune device performance.
A new AI-powered computer worm could prove to be the stuff of cybersecurity nightmares
University of Toronto researchers built a worm powered by open-weight AI that adapts to its targets. Experts say it changes the math on cybersecurity defense