SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " largest " 1,543 found 🔀 AI-powered Shuffle
Volkswagen reportedly planning to axe 100,000 jobs
Volkswagen, one of the world’s largest automakers, is reportedly planning to axe as many as 100,000 jobs over the next few years, representing 15% of its global workforce.
54th Water Ski Days brings business to Lake City
Hundreds of people filled the lakeshore for the opening night, which featured food vendors, live entertainment, and more than 200 volunteers, all part of what has become Lake City’s largest annual gathering.
Granger family pledges largest gift in history of UM-Health Sparrow
The Granger family has pledged the largest gift in University of Michigan Health-Sparrow history for a new behavioral health hospital.
Merck KGaA to buy Bio-Techne for $11.3bn in life science footprint expansion
The deal is Merck’s largest since 2015, when it spent $17bn on acquiring Sigma-Aldrich, also a life sciences specialist.
ENTERTAINMENT INDUSTRY VETERAN MICHELE PAGE JOINS SOUNDEXCHANGE AS GENERAL COUNSEL
/PRNewswire/ -- SoundExchange, the largest neighboring rights collective in the world, today announced the appointment of veteran entertainment industry lawyer...
Hackensack Meridian Health Graduates Largest Number of Residents and Fellows Yet for Network
314 doctors continue their quest to be the best clinicians possible within New Jersey’s largest and most comprehensive health network
After More Than a Decade of Waiting, ‘GTA VI’ Is Finally Around the Corner
We’re finally getting ‘Grand Theft Auto VI,’ poised to be one of the largest gaming releases in history.
New Media Event Jupiter Festival Planned from Art Basel Company
MCH Group, in which the Fox scion is the largest shareholder, is launching an event titled the Jupiter Festival with an eye toward becoming a stop on the thought leader circuit.
Prosus Investment Values Health Insurer Alan at $6.3 Billion
Prosus—the largest shareholder in Tencent Holdings and owner of food-delivery company Just Eat Takeaway—is investing €400 million in Alan.
“Absolutely huge” 400-year-old black coral stuns scientists in New Zealand
A giant black coral estimated to be 300–400 years old has been discovered deep in Fiordland, New Zealand, astonishing researchers with its enormous size—about 4 meters tall and 4.5 meters wide. Scientists say it may be one of the largest black corals ever recorded in New Zealand waters and an important stronghold for the slow-growing species.
Houston Methodist receives $110M donation, largest in health system’s history
The donation, made by The Brockman Medical Research Foundation, is the largest in the hospital system's history.
Aon Center owner seeks another loan extension as tower’s value plummets
The debt trouble at Chicago’s second-tallest office tower is one of the largest cases of imminent distress downtown amid weakened demand for workspace.
Assort Health Raises $120 Million Series C to Scale Largest Deployment of AI Agents for the Patient Journey
/PRNewswire/ -- Assort Health, the most widely-used AI agents platform for the patient journey, today announced a $120 million Series C led by Menlo Ventures...
CEO of FNB Honored for Business Excellence, Leadership
Vincent Delie, chairman, president and CEO of F.N.B. Corp. and its largest subsidiary, First National Bank, received two national awards.
German Business Outlook Improves Slightly as Uncertainty Wanes
Germany’s business outlook brightened slightly in June, easing worries about the knock-on effects of the Iran war on Europe’s largest economy.
Pro-Israel politics just took a huge hit in New York
Progressives critical of Israel swept a trio of House races in the home of the nation’s largest Jewish population — a stunning shift that carries national implications for the party.
Vanderbilt Health lands three of 35 Susan G. Komen research grants
Komen is the largest nonprofit funder of breast cancer research outside of the U.S. government, having invested more than $1.1 billion in research since its founding.
Hospital must pay $23M jury verdict after radiologist misses spinal cord injury on CT
Plaintiff attorneys believe this is the largest non-death-related malpractice payout in the history of Maine, with Brewer-based Northern Light Health system on the hook for the damages.
Opinion: Chicago is where automation moves from idea to industry
With Chicago hosting North America’s largest robotics and automation event this week, it showcases being a practical hub for the next era of industrial automation.
Uber's stake in Lime's IPO shows potential payday, business strategy
Uber is Lime's largest shareholder with a 24% stake. The scooter company filed plans for an IPO, targeting a price of $24 to $26 per share.
UWF professor secures $825,000 grant to support cancer survivors - University of West Florida Newsroom
University of West Florida Assistant Professor of Public Health Dr. Karishma Chhabria Unrue has been awarded a nearly $825,000 grant through the Florida Cancer Innovation Fund to lead a statewide initiative focused on improving the health and well-being of breast and prostate cancer survivors. The award represents one of the largest externally funded research grants […]
Fentrice Driskell lands trove of labor, environmental group endorsements
Driskell earned support from one of the state's largest labor unions.
Future astronauts could walk across rocks from deep inside the Moon
A colossal ancient collision may have left some of the Moon’s deepest secrets surprisingly close to future Artemis landing sites. By recreating the impact that formed the giant South Pole-Aitken basin—the Moon’s largest and oldest crater—scientists found that a low-angle strike from a large, iron-cored object blasted material from deep inside the Moon, including mantle rocks.
The top 10 nonprofit health systems by 2025 operating revenue
The 2025 fiscal year saw across-the-board performance improvements for the country’s 10 largest nonprofit health systems, if not necessarily an expansion of their business. | Operating performances may have improved across the board, but not all of the country's largest nonprofit health systems grew their businesses.
LEECO STEEL ANNOUNCES REGIONAL OPERATIONS RESTRUCTURE
Leeco® Steel, the largest supplier of steel plate in North America, announcesthe promotion of Jeremy Rhoads to Regional Operations Manager – Texas and the tr
Interwell Health delivers savings, top quality scores in Kidney Care Choices Model
Interwell Health, the largest participant in the Center for Medicare and Medicaid Innovation's Kidney Care Choices (CKCC) Model, has produced shared savings of $273 million in its first three years while also receiving top quality scores in that period, Interwell, a unit of Fresenius Medical Care, said this month.
Introducing Project Cosmos: Carbon Brief’s ‘universe’ of climate science
Carbon Brief’s Project Cosmos is a major collaborative effort to build the world’s largest and most complete database of climate change research.
California braces for one of the biggest tax hikes in the last decade
California lawmakers and the governor this year are preparing to implement major tax hikes in a matter of weeks, representing one of the largest tax increases in the state within the last decade.
Wedbush Initiates Coverage on Flutter Entertainment (FLUT) Stock with Outperform Rating
Flutter Entertainment plc (NYSE:FLUT) is one of the Stocks with Potential to Explode in 2026. On June 17, Wedbush initiated coverage on the company’s stock with an “Outperform” rating and a price objective of $138.00. As per the analyst, the company is the world’s largest online sports betting and internet gaming operator and has exposure to the […]
Lincoln Day Dinner: GOP gubernatorial candidates talk growth, business, preserving Tennessee culture
Two candidates in Tennessee's gubernatorial race discussed growth, business recruitment and preserving Volunteer State values at Saturday's Lincoln Day Dinner, the Hamilton County Republican Party's largest annual fundraiser.
Success via SNF mental health assistants: How one provider slashed antipsychotics use, bad behavior and hospitalizations
One of the nation’s largest nursing homes is expanding its behavioral health initiatives, offering important insights for caregiving as providers nationwide admit more patients than ever with serious mental illness or other complex diagnoses.
World Cup Health And Security Risks Will Grow In The Knockout Phase
This is the largest and most complex World Cup ever, with three host countries and 48 teams. It will place unprecedented challenges on medical and security staff
USA tops Australia to clinch spot in final 32
SEATTLE — Christian Pulisic’s injury absence didn’t hurt the Americans one bit. The U.S. national soccer team found a way to advance to the knockout round without the injured forward on the field, beating Australia 2-0 Friday for its second straight victory at the largest World Cup in history. “C.P. is a fantastic player — […]
USA tops Australia to clinch spot in final 32
SEATTLE — Christian Pulisic’s injury absence didn’t hurt the Americans one bit. The U.S. national soccer team found a way to advance to the knockout round without the injured forward on the field, beating Australia 2-0 Friday for its second straight victory at the largest World Cup in history. “C.P. is a fantastic player — […]
New School of Public Health receives largest donation in WashU history
Andrew (left) and Jane Bursky (right) gifted the School of Public Health $200 million - the largest donation in WashU history (Photo courtesy WashU Bursky School of Public Health) WashU’s new School of Public Health received $200 million, the largest donation in the history of the University, from the Bursky Family Foundation in May. The
Major grocery operator on the hook for $40M over pharmacy monkey business; $6M windfall for whistleblower
One of the largest food retailers in the world—and the fourth biggest in this country—got itself into hot water with the U.S. Department of Justice for allegedly cheating on drug prices it charges to federal healthcare programs.
UVM Health is downsizing. Here’s what those cuts mean for services.
Employee unions are still digesting exactly which positions were eliminated at the state’s largest hospital group, but say the losses are certain to influence patient-facing operations.
Layoffs at Baystate Health spark nurses’ union concern
The state’s largest nurses’ union is expressing concern about recent layoffs in the Baystate Health system.
Largest-ever global review calls for integrated mental health care after brain inflammation
A major new study has found that mental health and behavioral changes such as depression, anxiety and emotional instability are common in people who survive encephalitis—inflammation of the brain that ...
Which 5 College Football Teams Have Best Home Field Advantage?
College football possesses by far the most raucous crowds in mainstream American sports. The largest stadiums in the United States are all college football stadiums. When drunk college students, alumni and other loud fans pack these venues, they create deafening forms of entertainment that cannot be duplicated. In the craziest college football environments, the stadium […] The post Which 5 College Football Teams Have Best Home Field Advantage? appeared first on The Lead.
Radial Entertainment’s new Blue Ant Media distribution deal
Radial Entertainment, operator of the largest independent catalog of film and television in the industry, today announced a new distri | Radial bought streaming rights to three new true crime series: “History Unsolved: The Investigation Files,” “Last Night Out” and “Fatal First Dates.”
Americans Struggle to Afford Quality Healthcare
Fifty-one percent of Americans could not consistently afford healthcare in 2025 – the largest share in the past five years, according to a new report from the West Health-Gallup Center on Healthcare in America. Every year since 2022, fewer and fewer Americans are considered “cost secure” when it ...
Scientists stunned by the world’s largest whale “graveyard” millions of years old - Futura-Sciences
The Hidden Depths of the Diamantina Zone Deep beneath the Indian Ocean, researchers from China, Italy, and New Zealand got more than they bargained for during their recent expedition. Exploring the remote Diamantina Fracture Zone—which formed during the separation of Australia and Antarctica—the team operated the Fendouzhe submersible, a machine...
PLA’s plan on US carriers; world’s largest whale graveyard: 7 science highlights
From a Chinese firm releasing images of Nvidia and Apple HQs to SpaceX’s IPO, here are some highlights from SCMP’s recent science reporting.
2026 World Cup billed as ‘largest entertainment attack surface in history’
As the tournament is underway across North America, Palo Alto Networks warns that temporary supplier ecosystems, vulnerable municipal infrastructure, and geopolitical tensions are creating risks fo...
Major private payer encouraging employees to leave willingly
The largest Medicaid-specialized managed care organization in the U.S. is offering buyout packages to most of its 60,000 or so staff workers.
Pritzker signs nearly $56B budget with new business taxes as he seeks 3rd term
Budget contains minimal spending increase despite being largest in state history.
Pritzker signs nearly $56B budget with new business taxes as he seeks 3rd term
Article Summary Gov. JB Pritzker signed the fiscal year 2027 budget, which totals $55.9 billion, making it the largest in
Auditors warn Don't Nod will run out of cash by November if it is unable to secure financing
The company has asked Tencent, its largest shareholder, for more money, but to no avail
Lockton appoints Stéphane Lespérance as CEO of its Canadian Business
/PRNewswire/ -- Lockton, the world's largest privately held independent insurance brokerage, today announced the strategic appointment of industry veteran...
Nebraska’s Wide, Rolling Domain
The Nebraska Sandhills—the largest system of sand dunes in the Western Hemisphere—stretch across about one-quarter of the state.
Examining the connection between sport and global relationships
Right now, the world is turning its attention to the United States as it hosts the 2026 FIFA World Cup. It is the first of the two largest global sporting events coming to American shores in the next couple of years, the second being the 2028 Olympic Games hosted in Los Angeles. It also provides an opportunity to explore sport’s role in shaping America's relationship with the rest of the world — and one lab at Arizona State University has a head start.
Ionic Studios and Questar Entertainment Form Joint Venture to Operate GoTraveler, North America's Largest Travel Channel on Free Streaming Television
Ionic Studios LLC ("Ionic") and Questar Entertainment Group, Inc. ("Questar") today announced the formation of Ionic Questar Holdings, LLC, a joint venture to operate, monetize, and grow GoTraveler, North America's largest travel channel on free ad-supported streaming television. Under the partnership, Ionic serves as Publisher of Record and brings its full operating apparatus to the channel, while Questar contributes the GoTraveler brand and a content library built over more than four decades.
Congo reports 72 new Ebola cases Sunday, one of the largest daily jumps since outbreak was declared
Nearly a million people have been displaced by years of conflict in the region, complicating efforts to contain the outbreak.
Fox to buy streaming pioneer Roku in a $22 billion deal
Fox and Roku said that the combined company will become the third-largest player in U.S. television by share of viewing
Fox to buy streaming pioneer Roku in a $22 billion deal
Fox and Roku said that the combined company will become the third-largest player in U.S. television by share of viewing
Fox to buy streaming pioneer Roku in a $22 billion deal
Fox and Roku said that the combined company will become the third-largest player in U.S. television by share of viewing
Electronic Arts Introduces EA Advertising, Launching Brands Directly Into Gameplay and Live Experiences
Connecting brands to highly engaged audiences through an exclusive EA SPORTS Partner Program, in-game integrations, creative partnerships, and scalable advertising capabilities across EA’s global portfolio Electronic Arts Inc. (NASDAQ: EA), the global leader in interactive entertainment, today announced the launch of EA Advertising , a new platform transforming how brands connect with audiences through digital and real-world experiences across its global portfolio of games. EA sits at the intersection of entertainment, sports, technology, music, and culture. Across console, mobile, and PC, our games and services reached more than 120 million players 1 each month during fiscal year 2026. Together, this scale and frequency of engagement create meaningful opportunities for brands to connect with audiences through authentic, interactive experiences. EA SPORTS is one of the largest interactive sports platforms in the world, connecting hundreds of millions of players across console, PC, and
Northeast Ohio's largest women-owned businesses 2026
Top 25 majority women-owned businesses in Northeast Ohio.
L.A. Sites Included in Major Deal
Editor's note: A version of this story was originally published in the Orange County Business Journal. In one of the largest light industrial deals of the
World Cup 2026: How Scientists Helped Engineer The Perfect Soccer Field
Ahead of the largest World Cup in history, researchers spent years testing grasses and stadium conditions to create consistent playing surfaces across climate zones.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Vermont’s largest health insurer wants to offer a cheaper plan. Can it actually help Vermonters?
Vermont's largest health insurer wants to offer cheaper plans, but the state regulator doubts real savings. Approval postponed to August.
Sports complex makes big impact on community four years later
Spooky Nook sports complex in Hamilton is the largest in North America.
Sports complex makes big impact on community four years later
Spooky Nook sports complex in Hamilton is the largest in North America.
Sports complex makes big impact on community four years later
Spooky Nook sports complex in Hamilton is the largest in North America.
How blue whales became Earth’s largest creature—ever
Yes, even bigger than the dinosaurs.
On the brink: Black lawmakers could lose decades of gains in one year
The US is on the brink of the largest reduction in Black representation in Congress since the enactment of the Voting Rights Act almost 61 years ago.
Big money is pouring into South Florida health systems. What it means for patients
Just weeks ago, Baptist Health South Florida announced the largest single philanthropic gift in the organization’s 66-year history.
Laredo health officials headed to nation's largest public health event
Five research projects developed in Laredo will be presented at one of the nation's largest public health gatherings later this year.
Gauntlet 5K raises funds for Connecticut’s largest adaptive sports program
Hundreds of athletes are competing in the 12th annual Gauntlet 5K on Wednesday morning.
Drones and lone wolf attacks are key concerns as FBI works to secure 11 World Cup cities
On Thursday, the first whistle blew, ushering in the largest sporting event the US has ever hosted — or secured.
SpaceX IPO breaks record: here are 10 public offerings it dwarfed
SpaceX broke the public market record by raising $75 billion in the largest IPO ever, blowing 10 largest IPOs in history out of the water.
Hundreds of nurses vote to unionize at SSM Health St. Mary's Hospital in Madison
Hundreds of nurses at SSM Health St. Mary’s Hospital in Madison voted to form a union in what the Service Employees International Union is calling "the largest private sector union election in recent Wisconsin history.”
SpaceX to list on US stock market today after raising $75bn in largest IPO ever
Rolling coverage of SpaceX’s record-breaking initial public offering
Radial Entertainment Names Brendon Thomas As Chief Revenue Officer
Radial Entertainment, operator of the largest independent catalog of film and television in the industry, today announced the appointment of Brendon Thomas as Chief Revenue Officer. Thomas, who most recently served as Senior Vice President of Distribution and Business Development at Paramount Global, will lead revenue generation across the company's library, recent acquisitions, and expanding global content portfolio.
Radial Entertainment Names Brendon Thomas As Chief Revenue Officer
/PRNewswire/ -- Radial Entertainment, operator of the largest independent catalog of film and television in the industry, today announced the appointment of...
Vermont’s largest health insurer wants to offer a cheaper plan. Can it actually help Vermonters?
BlueCross BlueShield of Vermont is mired in a back-and-forth awaiting regulatory approval for its low-premium, high-deductible “Basic” plans.
Knicks fans at JFK Airport go wild as New York completes largest comeback in NBA Finals history
The Knicks pulled off the largest comeback in NBA Finals history, winning 107-106, and the best watch party happened at JFK Airport's Terminal 8.
Science Is Turning the Tide for the Global Ocean
Did you know that a bluefin tuna can weigh up to 1,500 pounds and dive deeper than 3,000 feet? Or that 130 million metric tons of plastic enter the environment annually – equal to roughly 40 pounds per person worldwide? Or that seagrass provides nursery habitat and breeding or feeding grounds for 20% of the world’s largest fisheries, including cod, pollock and herring?
SpaceX by the numbers: Six charts mapping businesses driving its IPO ambitions
SpaceX's market debut on Friday is expected to be the largest-ever IPO, capping the meteoric rise of a company that has reshaped the space business with reusable rockets and internet beamed from orbit and which now targets space-based AI.
5 things to know about SpaceX's historic IPO
SpaceX is ready to go public in the largest IPO ever. Business Insider rounded up what investors need to know about the offering.
An ancient whale graveyard in the Indian Ocean teems with life
Located up to 23,000 feet below the surface of the southeastern Indian Ocean, the site spans the largest area and is so far the deepest and oldest found.
TST Best Bets: June 11, 2026
History unfolded last night as the New York Knicks completed the largest-ever NBA Finals comeback in Game 4 against the San Antonio Spurs, wining 107-106 and going up 3-1 on the series.
Big Boy visit brings big business to North East
The Union Pacific’s Big Boy — the world’s largest steam locomotive — brought a significant economic boost along with large crowds to North East on Tuesday. Visitors not only gathered al…
Humana To Divest End-Of-Life Care Business For $900 Million
Humana, one of the largest U.S. sellers of Medicare Advantage insurance for older adults, will divest its stake in a provider of end-of-life services for $900 million.
The largest scorpion to walk the Earth was the size of a baseball bat
Scientists describe a baseball bat-size scorpion — the world’s largest — and suggest that the 400 million-year-old creature was also amphibious.
Order and Opportunity Left
Order and Opportunity Left are the largest group in the political typology, making up 18% of the American public. They generally support a larger federal government with more services and are critical of some aspects of the economic system. But they couple this with a greater sense of economic individualism than the typology groups more […]
World's largest whale graveyard discovered by sub at bottom of ocean: "Completely unexpected"
The 2026 World Cup: Sports and Conflict
As the United States prepares to co-host the largest World Cup ever played, the link between sports and politics is no less relevant than it was during the Cold War. But can it create diplomatic opportunities or even peace breakthroughs?
SAVE THE DATE: COSPAR 2026 – The World’s largest Space Science Assembly heads to Florence (1-9 August 2026)
Registration is now officially open for media representatives, bloggers, and freelance communicators to attend the 46th COSPAR Scientific Assembly in August 2026. The event will gather over 3,000 global experts to unveil and discuss the latest groundbreaking discoveries shaping the future of space research
Medicaid cuts reignite clash between health worker unions, hospitals
The looming impact of federal Medicaid cuts has reignited a costly battle between California’s medical industry and one of its largest health worker unions.
Looming Medicaid Cuts Supercharge California’s Latest Labor-Industry Fight
One of California’s largest healthcare unions is sponsoring two initiatives that would regulate community clinics and cap executive and managerial pay at hospitals and physician groups. In the most recent eruption of a long-standing feud, the measures have drawn fierce opposition from a wide swath of the medical industry.
Ferris seniors place second in world in environmental science competition for research on smoke and agriculture
Sitting at the awards ceremony for the largest international high school science fair in the world this May, Ferris High School students Teddy Osborne and Anders Thogerson were a bit disappointed as the judge read off the fourth-place winners for projects in environmental science.
Haunting Sounds of The World's Largest Living Thing Recorded
The giant has something to say.
Why the GOP’s voter fraud theories in California don’t make sense
The last week has brought the largest resurgence of election denialism since the aftermath of the 2020 election. Many on the right have cried foul over late shifts toward Democrats in results from California’s June 2 primary.
UPMC to lay off 200 mostly non-medical employees
UPMC is laying off 200 mostly nonclinical employees, hospital officials confirmed Tuesday. A spokesperson for the $34 billion health system — the largest private employer in Pennsylvania — noted the layoffs amounted to a miniscule fraction of its 100,000 employees. UPMC said the move was part of a regular internal
The Seneca Drums: The mystery science has yet to solve
There is a mystery underneath the Finger Lakes largest and deepest lake. It's one that has been resonating with generations as far back as the Native Americans
McGuireWoods Ranked Again on American Health Lawyers Association’s ‘Top Honors’ List
The American Health Lawyers Association selected McGuireWoods for its annual “Top Honors” list. Serving more than 14,000 health law professionals nationwide, the AHLA is the nation’s largest nonpartisan, nonprofit educational...