SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " ramp " 436 found 🔀 AI-powered Shuffle
Trump ramps up fraud investigations of immigrants as election approaches
The White House is turning anti-fraud initiatives into a central weapon in its efforts to curb both legal and illegal immigration.
Tigers Trample Lions In Road Victory
By: Jared Barton The North Allegheny ice hockey team traveled to the Mt. Lebanon Ice Center for a matchup with South Fayette on Thursday night. Goals were not at a premium, as the Tigers rolled to a 7-1 win. NA opened the game with two first-period markers from senior Cedric Otey and sophomore Brady Dixon…. More »
How both Texas parties have shifted their political ad messaging
Democrats have moved from healthcare to taxes and corruption, while Republicans have ramped up ad spending on property taxes, crime and transgender issues, an analysis of AdImpact data shows.
Massive Launch entertainment center opens in Pensacola
Launch Pensacola is finally open, offering trampolines, duckpin bowling, state-of-the-art interactive gaming, a restaurant and bar.
Massive Launch entertainment center opens in Pensacola
Launch Pensacola is finally open, offering trampolines, duckpin bowling, state-of-the-art interactive gaming, a restaurant and bar.
Take a leap into the new Launch Family Entertainment in Pensacola
From trampolines to duckpin bowling, take a leap into the new Launch Family Entertainment on N. Davis Highway in Pensacola.
White House officials fear a post-midterms Trump rampage
President Donald Trump still has two weeks to salvage his Republican congressional majorities and defy expectations of a midterm wipeout. But all around him, aides and allies are bracing for what happens if he fails. CNN’s Kristen Holmes reports.
Justice Elena Kagan accuses Supreme Court’s conservative majority of undermining democracy
The liberal justice took aim at various recent rulings, including one that paved the way for rampant partisan gerrymandering of legislative districts.
Fears of a post-midterms Trump rampage spur ‘brutal’ internal jockeying
President Donald Trump still has two weeks to salvage his Republican congressional majorities and defy expectations of a midterm wipeout. But all around him, aides and allies are bracing for what happens if he fails.
BBB warns voters about political text scams ahead of election
With the statewide general election just weeks away, political texts and phone calls are likely to ramp up -- and some could be scams.
Voter roll fight in California ramps up weeks before election
First Assistant U.S. Attorney Bill Essayli defended the Trump administration's lawsuit against California election officials, alleging that 20,000 non-citizens who are documented immigrants are registered to vote and have received mail-in ballots, just weeks before the upcoming election.
Trump ramps up attacks on Dems in tight races
President Trump is intensifying personal and Islamophobic attacks on Democratic candidates in several states as Republicans worry about a voter-enthusiasm gap ahead of the November 3 elections. CNN’s Alayna Treene reports from a rally in Northern Kentucky.
‘Thriller’ flash mob, Spooky Mad Science Expo take over Alexandria this weekend
Halloween festivities are starting to ramp up in Alexandria as October continues on. This weekend, the "Thriller" Zombie Flash Mob descends upon Old Town, retailers will host the new Sticker Treat sticker crawl, and the Spooky Mad Science Expo returns for an 11th year at Patrick Henry Recreation Center. The Ethiopian Fall Festival has also
6 green sea turtles swim to freedom after months of rehab in Ponce Inlet
Frogish, Mangrove Snapper, Highland Cow, Nurse Shark, Armadillo and Silkie Chicken returned to their natural habitats at the Beach Street Ramp.
Tesla’s new Roadster makes a flying debut, hitting 60 MPH in under a second
Tesla unveiled its long-anticipated Roadster on Thursday during a dramatic event in which the vehicle used compressed-air thrusters to fly off a ramp and perform a midair maneuver.
Why the GOP’s voter fraud messaging may backfire
GOP allegations that voter fraud is rampant in the US may drive more Democrats – and fewer Republicans – to the polls in November.
Spencer Cox Talks Polarization, Outrage Politics, and the Future of Bipartisanship at IOP
Governor Spencer Cox (R-Utah.) spoke to Institute of Politics (IOP) Founding Director David Axelrod about his efforts to promote collaboration and debate across party lines at International House on Monday. This past year, Cox published Off Ramp: How To Be A Peacemaker In An Age Of Contempt, a book outlining his blueprint for depolarization in...
Bucs' Veteran Credits Bowles for Keeping Things Together
Amid a rocky start and rampant outside noise, Alex Anzalone reveals how Todd Bowles reshaped the locker room mindset to spark a season-saving upset over the Cowboys.
Op-ed: Brooklyn’s empty storefronts should become on-ramps for M/WBEs
A June analysis by New York City Comptroller Mark Levine found approximately 15,700 vacant storefronts citywide.
N. Syracuse Manufacturer Marks Milestone, Plans for the Future
Air Innovations has grown from a small local manufacturer into a global business, selling its products in 74 countries organizations. Some of its clients include NASA, Blue Origin and SpaceX. By Stefan Yablonski [caption id=attachment_11117 align=alignright width=450] Michael Wetzel, president and CEO, and his father, Larry, who currently is an adviser to the board of directors. Larry served as the chairman of the board until 2024, when the company was acquired by Altus Capital Partners, a private equity firm.[/caption] Air Innovations in North Syracuse hopes to add more employees and possibly even expand its facility in the near future. The company is a global leader in designing and building environmental process control systems for applications that can’t be addressed with standard HVAC equipment, according to Michael Wetzel, president and CEO. “We customize solutions for temperature, humidity, filtration and pressurization, with additional capabilities in direct-expansion, chilled-water and thermoelectric technologies. Our business now is entirely focused on specialty or niche markets.” Air Innovations celebrated its 40th anniversary on Sept. 18, marking four decades of doing business, manufacturing products and growing in Central New York. In the beginning [caption id=attachment_11138 align=alignright width=451] A worker, Ezzy Salehi, tests a Wine Guardian condenser unit at Air Innovations.[/caption] “A guy by the name of Jim Kelley started the business [known as Floratech] in 1986. It was focused on refrigerated display cases for supermarket fresh flowers,” Wetzel said. “My father [Larry] started Clean Room Technology in the early 1980s, then sold that to a French company called Clestra Cleanroom. “My father and I bought Floratech in 1996 — 30 years ago, 10 years after it was started. Then in 1999, Floratech bought a portion of Clestra and their building. At that point everything was still called Floratech. But, as that was not reflective of the diversity of the business, we rebranded as Air Innovations in 2001.” The company rebranded to pursue a strategy of diversification in specialty HVAC systems. Wetzel explained that since then, it has become a trusted global partner, earning the President’s “E” Award for Exports and securing contracts in the most demanding fields, including aerospace, defense and semiconductor manufacturing. Air Innovations has grown from a small local manufacturer into a global business, selling nearly 70,000 units in 74 countries and territories and developing custom environmental control systems for companies and organizations including NASA, Blue Origin and SpaceX. “We work with all the big names you ever heard of and some you never heard of,” Wetzel added. The Wetzels sold the business two years ago to Altus Capital Partners, a private equity firm focused on control investments in lower middle-market, niche manufacturing companies in North America. Founded in 2003, Altus Capital Partners’ headquarters is in Wilton, Connecticut, with an additional office in Lincolnshire, Illinois. “They are an equity firm. Both my father and I both maintain a small minority share. I am going to continue to be involved. I call myself a part-time CEO. I will continue that role for the foreseeable future; I don’t see any change there.” Building to the future “We are at 58 employees right now, which is a little bit down. We had a high of 70. That moves along with the activity we have,” Wetzel said. “We’ll start ramping up here in the fourth quarter into next year. More than 20% of our employees have been with the company for more than a decade. “I am fairly certain that sometime in the next several years we are going to have to enlarge the footprint of our facility and for sure we are going to have to add employees. We already are. We are probably going to have to add five or six people next year. We are always in the market for HVAC technicians; we always need those.” Air Innovations will remain in Central New York, with its current workforce staying in place, he added. “I believe the primary driver of our success over time is the diversity of our business which is a direct result of our willingness to tackle new challenges,” Wetzel said.
Blazers’ Dundon meets with local legislators, business leaders as arena renovation talks ramp up
Trail Blazers owner Tom Dundon met with legislative leaders and key members of Portland’s business community on Monday ahead of the team’s exhibition game against the London Lions.
Banijay Eyes Expansion Into U.S. Scripted Space
Banijay chair Jeff Zucker and CEO Marco Bassetti discussed the strategy post-merger, ramping up scripted, live entertainment, digital and sports.
10-man Tottenham strike back to hold Man Utd
Dominic Solanke rescued a 1-1 draw for 10-man Tottenham to ramp up the pressure on Manchester United boss Michael Carrick on Saturday.Manchester City won 1-0 at Old Trafford last month despite playing for more than an hour with 10 men.
Intel Is Reportedly Launching New CPUs On Old Sockets That Support DDR4 Memory
If you guessed the RAMpocalypse is involved...
‘A Latino problem’: National Democrats clash with Andy Beshear over Texas governor’s race
Kentucky Gov. Andy Beshear hoped being chair of the Democratic Governors Association this midterms year would raise his profile and connections ahead of his expected 2028 run for president. But it’s also created an opening to ramp up pressure on him, with frustrations spilling into the open this week as multiple Texas Democratic members of Congress and national group leaders accused him of putting his book tour and potential 2028 activity ahead of helping Democratic nominee Gina Hinojosa win the Texas governor’s race.
Arsenal Ramping Up Interest on Juventus Defender Andrea Cambiaso
Arsenal are increasing their scouting intensity on Italian international, Andrea Cambiaso. The Gunners are said to hold a keen interest in the defender and have escalated their interest recently according to reports.
Exclusive: ICE agents told to ramp up daily immigration arrests despite GOP unease as midterms near
Immigration and Customs Enforcement leadership told agents nationwide on Tuesday to increase immigration arrests by 1,000 more people daily, returning to a previous goal of 3,000 daily arrests, according to two sources familiar with the verbal directive.
Amazon cuts fewer than 1,000 jobs across teams, Business Insider reports
Investing.com -- Amazon confirmed a new round of job cuts on Wednesday, primarily in its Stores division, adding to the company’s workforce reductions even as it ramps up spending on artificial intelligence infrastructure.
Trump Officials Ramp Up Investigations Into Voter Registration Groups
The Trump administration is investigating nonprofits that it says may be recruiting noncitizens for voter registration, documents show, even though noncitizen voting in the United States is rare.
In Texas governor’s race, Abbott spends big to try to stay in office
Democratic challenger Gina Hinojosa has ramped up her fundraising.
The politics of losing sleep
There is still a class divide when it comes to work that tramples over your body clock
Robert De Niro rips 'coward' Trump over voter suppression
Robert De Niro is ramping up his criticism of the Trump administration in the final weeks before the 2026 midterm elections.
Darko Rajakovic Reveals What’s Behind Kawhi Leonard’s Delayed Raptors Return
Toronto prioritizes long-term health over preseason minutes as the superstar ramps up his reconditioning process.
Trump is clearly trying to buy votes with taxpayer money
President Donald Trump is ramping up his efforts to use taxpayer money and resources to help Republicans win the 2026 midterm elections.
Ramp's Broadway musical was the worst show I've ever seen
I went to Ramp's Broadway musical, "Bill Pay." It was confusing, sloppy, and overly self-loving. But I'm happy the actors got paid.
Abbott ramps up attacks on Democratic challenger, Gina Hinojosa, as Texas governor’s race tightens
Gov. Greg Abbott is escalating attacks on Gina Hinojosa as some polls show a closer race and Republicans confront voter concerns about the economy.
Brand New GTA 6 Screenshots Focus on Lucia and Jason's Relationship
Rockstar has further ramped up its GTA 6 marketing today with the launch of several new screenshots focusing on protagonists Lucia and Jason.
GTA 6 Marketing Ramps Up As Miami Heat Announce Vice City Night That Sounds Very Expensive
The one night take over happens right before the game launches on November 19
SVG GameDay, Ep. 33: National Football League’s Tim Tubito — Fan Entertainment at Home & Abroad
In-venue and creative video staffers at the professional and collegiate level have one major thing in common: the intensity and attention to detail ramps up during a live event. What...
Time lost to political haggling means lost momentum for research
While it’s not up to universities to set deadlines for EU institutions, “lost time” in the run-up to the launch of the next Horizon Europe would translate into “lost momentum” for universities, according to Dag Rune Olsen, president of the Young European Research Universities Network.“I think it's important to have [the EU budget] in place in order to be able to work on the research funding mechanisms, because we cannot afford to lose more momentum than we already have,” Olsen told Science|Business in an interview in September, just after EU research lobbies gathered in Brussels to push for a €200 billion budget for the next Horizon Europe programme.A funding gap would mean ramping down research activities, said Olsen. “You can do that quite swiftly, that’s not a problem, but ramping up again is much more difficult.”The last-minute push for an ambitious budget, and for a timely adoption of the research programme, comes at a time when the richest EU states have teamed up to call for significant cuts to European Commission’s proposal for the next multiannual budget, which allocates €175 billion for Horizon Europe. At the same gathering of research associations in September, the European Parliament’s budget rapporteur warned that the EU will need to raise its own taxes, otherwise political pressure and tighter national budgets will translate into a limited EU budget with a less ambitious envelope for research. The research sector hopes EU institutions will reach timely agreement on the budget and on Horizon Europe, but progress has been slow. Legislative progress has been delayed, partly because the European Parliament’s budget committee is still haggling over how to apply new EU-wide spending rules, known as the Performance Framework Regulation, and partly because EU governments have yet to agree on the size of the next EU budget. EU research Commissioner Ekaterina Zaharieva told Science|Business in July that she was hoping for an agreement on Horizon Europe by the end of 2026, but the timelines have been pushed back significantly, with the Parliament now aiming to announce its official position on Horizon Europe only in November. Avoid the funding gapAccording to Olsen, delayed EU funds could prompt universities and researchers to move on and do something else, potentially jeopardising years of work building consortia and collaborations. “If funding is interrupted, the networks fall apart in just a few months,” he said. Olsen also noted that an interruption would affect junior researchers first. PhD students and postdocs are on shorter term contracts and universities risk losing them if funding for EU projects is interrupted. Related articlesEU own resources ‘essential’ for future research budget, says leading MEPParliament haggle over EU-wide spending rules delays vote on Horizon EuropeZaharieva hopes for a Horizon Europe deal in 2026Universities usually have more employees, permanent and short-term staff, than they can cover with national funding, and external funding is essential to keep them all on the payroll. In case of an EU funding gap, “there will be a huge number of people that might end up without any contracts,” he said. Apart from the money issue, Olsen said EU projects forces universities to collaborate more which, in turn, increases the quality of teaching and research. In case of a funding dip, people will look around for opportunities elsewhere, in the private sector or abroad. “And then then you have to recruit again, and it's a tedious business,” said Olsen. “A gap is not a good idea, it's actually a waste of money.”According to Olsen, the difficult political context should encourage universities to make a stronger case for the EU increasing research funding, as universities can deliver on competitiveness, technological sovereignty, security and defence. “The reason why we ask for substantial investments in research is exactly what the Commission, what Europe, the Parliament have been discussing,” he said. “You really need to invest in order to thrive in the longer run.”Focus on the member statesBut EU and national R&D expenditure hasn't kept up with the times. EU governments have failed to reach a spending target set almost 25 years ago. Only six EU countries spend 3% or more of their GDP on R&D. Asked whether universities should put more effort into convincing the governments to ramp up their own spending, but also to support a strong budget for Horizon Europe in the ongoing budget negotiations, Olsen said “the answer is yes.”“We are very actively encouraging our members to talk to their ministries in order to enlighten them about the joint effort,” he said. The network is made up of 25 universities from across Europe, all established in the past 60 years or so.Who will call the shots?Budget and timing issues aside, the Parliament’s research committee has been locked in behind-the-scenes negotiations over the future structure of Horizon Europe, with MEPs disagreeing on the degree to which its collaborative research should be governed by councils of experts.The European Parliament’s lead rapporteur on Horizon Europe wants councils of independent experts to decide on the funding agenda, but the Commission, the Council, and parts of the Parliament disagree. For Olsen, it is normal for politicians to point at the big challenges, but when they start detailing how those challenges should be solved, the endeavour “fails utterly.” He does not necessarily think that “bureaucrats who don’t know the field” would be “much better at it” either. “There has to be a combination” of broad political directions and bottom-up implementation, Olsen said.
DOJ ramps up fight against federal judges after some in Minnesota speak to media about immigration surge cases
The Justice Department is filing a judicial misconduct complaint against nearly all the federal judges in Minnesota, Attorney General Todd Blanche announced Wednesday, in an escalation in tensions between the Trump administration and the judicial branch, which came to a head during the winter surge of immigration enforcement.
Trump can't stop America's shift to clean energy. And we can accelerate it.
The cost of clean energy just keeps falling as the price of coal ramps up. Politicians promising affordability will follow those savings no matter who is in the White House. And in the meantime, there are ways to speed up the transition.
E&C package suggests fraud will continue as GOP health care message - Live Updates
Democrats have come after Republicans for Medicaid cuts. Republicans say the cuts were necessary to combat rampant health care fraud.
Jefferson County health district ramps up awareness ahead of cold and flu season
As cooler weather approaches, health officials in Jefferson County are urging residents to prepare for cold and flu season by getting vaccinated and practicing
Planning ramps up for 3 universal childcare pilots upstate
The three-year pilots were authorized as part of this year’s state budget and are seen as a small step toward state-wide universal childcare.
Analysis | Trump says he has an off-ramp to his biggest political problem. He refuses to take it.
There is nothing holding back Republican political fortunes this year more than the war that President Donald Trump started with Iran.
Blazers Should Ease Damian Lillard Back Into Action
Returning from a 500-day hiatus and a torn Achilles, the 36-year-old superstar requires a disciplined ramp-up to ensure he remains explosive alongside Ja Morant for a postseason push.
Health board declares critical incident over 'extreme' A&E pressure
NHS Grampian say A&E and care services in Aberdeen and Elgin are under significant strain ahead of a local holiday.
Health board declares critical incident over 'extreme' A&E pressure
NHS Grampian say A&E and care services in Aberdeen and Elgin are under significant strain ahead of a local holiday.
Glen Basner Says FilmNation Will Ramp Up Slate in 2027, Is Ready to ‘Raise His Fist’ for ‘I Play Rocky’ and Celebrate ‘Thoughtful’ and ‘Entertaining’ ‘Bunker’
CEO of FilmNation Entertainment Glen Basner was feted by “Conclave” director Edward Berger as he received this year’s Game Changer Award at the Zurich Summit. During the hour-long talk that celebrated...
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Elon Musk PAC ramps up midterms spending to help Republicans
His known political giving so far this cycle falls short of the $290 million he gave to elect Trump and other Republicans in 2024
The entertainment value of cruelty
Ariana Grande's body has been the hot topic for the last few months, as it is for most women celebrities, but the commentary isn't as much focused on her body as it is on her ethics. Her apparent thinness has branded her a victim, a villain, a case to be analyzed, diagnosed, and ridiculed. Cruelty online is rampant; we all know this. But why?
DHS plans ‘large investments’ in biosurveillance as it ramps up capabilities
The agency’s Science and Technology Directorate wants to add testing and evaluation sites, forge partnerships with industry and create internal roles to lead the work.
UK business activity cools as inflation pressure ramps up, PMI shows
Growth in British business activity cooled this month and inflation pressure built, a survey showed on Wednesday, an awkward backdrop for finance minister John Healey ahead of his first budget next month.
Ramp launches Ramp Accounts Receivable to help businesses get paid faster
/PRNewswire/ -- Ramp today announced Ramp Accounts Receivable, a new product to make it easier and faster for businesses to go from making a sale to getting...
The rumors of the demise of Scheel’s Sports Park are greatly exaggerated, says tourism chief
Visits are ramping up, and will continue to do so, Dahl said.
Yankees news: Trent Grisham might not return until playoffs
Grisham’s path back to the roster is complicated, Schmidt reports biceps soreness/cramping; AL East dream slipping away
Jalen Carter injury scare in Eagles-Titans Week 2 game
The Eagles DT went down after trying to block a field goal late in the game, but thankfully, it was just some cramping.
Barbara Crampton Will Face THE KENTUCKY GOBLINS In New Festive Found-Footage Creature Feature
She's taken on zombies, killer robots, cursed puppets, and a whole lot more, but now genre icon and Fango fave Barbara Crampton will face her trickiest foe yet with a starring role in The Kentucky Gob...
Rampant Fiji show no mercy
By BEN MORRIS Fiji .....................54pts Tries: Nailolo 8, Qoro 11, 29; Ralivanawa 34, 39; Neivosa 36, Sorokacika 51, Duva 68 Conversions: Qoro 9, 30, 35, 37, 40, 52; Vueti 69 . Hong Kong ......26pts Tries: Dhar 17, Lynam 26, Knowler 56, Bolton 81 Conversions: Knowler 18, 28, 57 FIJI produced a devastating attacking display to […] The post Rampant Fiji show no mercy appeared first on The Rugby Paper .
Arsenal taught ‘big lesson’ by rampant Brighton
Arsenal boss Mikel Arteta said that his side were taught a “big lesson” by Brighton and Hove Albion on Saturday. The Seagulls obliterated the Gunners’ perfect start to the Premier League campaig...
Stellantis Canada plant's sale could allow Chinese entry, mayor warns
"Don't kid yourself, the dominance that the Big Three have had in the Canadian auto market will evaporate," said the mayor of Brampton.
Early voting begins in midterms as campaign shifts focus to cost of living and Iran war
Campaigning or control of Congress is expected to ramp up as some states open early voting
Anthropic quietly sets up biology lab as it ramps AI drug program
At a time when fears of AI are gripping the public, the startup has built a wet lab — or place for physical experiments — in the San Francisco Bay Area, two people familiar with the matter said.
Indoor family entertainment concept coming to Denton - Cross Timbers Gazette | Southern Denton County | Flower Mound
A 30,000-square-foot entertainment center with trampolines, a ninja course, virtual reality, arcade games and more is coming to Denton. Launch Family Entertainment will open a new location on Friday, Oct. 30 inside the Golden Triangle Mall at 2201 South I-35. The center will also feature Multi Ball and a Valo Area, along with the Launch’s […]
Level-5 Finally Issues Official Apology for Rampant AI Use
CEO claims the company has learned from its mistakes
Clash between Rick Edmonds, Blake Miguez ramps up in Louisiana congressional race
A battle over who lives where is sharpening a clash between two sitting senators who are frontrunners for a Baton Rouge-area U.S. House seat.
Family Entertainment Center Coming to Former Wenatchee Big Lots
WENATCHEE — A new indoor entertainment center featuring trampolines, miniature golf and concessions is being developed inside the former Big Lots store on Easy Way in Wenatchee.
The 'Brampton bagsman' taking Championship by storm
BBC Sport takes a look at the scintillating form of Southampton's 'Brampton bagsman' Cyle Larin.
Oregon governor’s race ramps up as candidates start making their cases to voters
With the Labor Day holiday over, the race to be the next governor of Oregon is speeding up and it’s safe to expect the candidates will hone and amplify their messaging.
Silly Science Sunday soars to great heights
By SEAN BARRON Correspondent YOUNGSTOWN — The scientific dynamics and principles that allow for daring skateboard stunts are, in a sense, a contradiction: For many, the science is above them; yet for others, it’s more down to earth. “We’re teaching the physics behind the ramp,” Zack Felger, the Youngstown Skatepark Association’s chairman, said. “We come […]
Political debate over AI intensifies amid warnings about ‘catastrophic risk’
(CNN) — The debate around artificial intelligence is ramping up in Washington, with Democratic lawmakers sounding alarms on the dangers they say the technology poses and Republican leaders suggesting those concerns are inflated and secondary to winning the AI race with China.Some Democratic lawmakers last week pressured House Speaker Mike Johnson to reconvene the chamber immediately to work on AI regulation, citing what they describe as the “catastrophic risk posed by advanced artificial intelligence.” But the Louisiana Republican on Sunday resisted those calls, instead saying industry leaders should meet with lawmakers to find “balance” in any potential guardrails.“If Congress just races in and does some sort of emergency session to try to regulate AI, we will lose the race to China, and that is a threat to every single American,” Johnson said on CNN’s “State of the Union.”Meanwhile, former President Barack Obama told Democrats to make artificial intelligence regulation a central part of their agenda during a private fundraiser Thursday, warning that the technology could be dangerous “if we don’t get on top of it.”In a fireside chat with House Democratic Leader Hakeem Jeffries, Obama said whoever runs in the 2028 presidential election should have a “very clear plan” on AI, adding that he saw the need for a “blueprint” on AI guardrails even at the end of his presidency a decade ago.“Certainly, if I were running for president next year, this would be one of my central agendas, and I would have a very clear plan, and I would talk about this, and I would say, ‘Here’s our plan for safety, here’s our plan for making sure our kids are not corrupted by this,’” he said, per excerpts of the remarks provided to CNN by his office. Obama’s remarks were first reported by the New York Times.Concerns over the rapid acceleration of AI reached a fever pitch after Anthropic CEO Dario Amodei wrote in a 3,800-word essay Saturday that the race to develop artificial intelligence is in dire need of a slowdown. The call to action came after an OpenAI test model breached the Hugging Face online platform, deepening concerns about cybersecurity.In an exclusive interview with CNN’s Anderson Cooper on Saturday, Amodei called on industry leaders to work together to avoid “the wrong paths” and the possibility of AI harming humanity.One Anthropic researcher, Jacob Coxon, resigned from the firm over worries that the industry wasn’t doing enough to prevent AI from destroying humanity by the end of the decade.Obama said Democrats need a plan to get their agenda on AI underway should they win the House majority in this year’s midterms.Speaking to Jeffries, who is presumed to be speaker of the House should Democrats prevail in November, Obama said, “Once you are speaker, I would strongly urge that the Democrats put together a framework for a very public conversation, and you can break it out into three or four or five issues.”Obama stressed that the framework should be centered on the reality that the technology can’t be stuffed “back into a box.”“This is something that is moving very fast in private hands, and if we don’t get on top of it, I think can be dangerous. If we do get on top of it, I do think it’s beneficial,” Obama said, laying out examples of AI’s potential use in drug development and finding pathways to a clean energy future.“We don’t want to shut off those opportunities, but we have to understand that this is a tool,” he said.Jeffries agreed with the former president in a statement provided to CNN on Sunday.“President Obama is correct that decisive action must be taken on Artificial Intelligence,” he said, adding, “In the majority, we will move urgently on this issue with a legislative response that recognizes the importance of American companies continuing to lead in the Artificial Intelligence area, while putting in place meaningful guardrails that protect the American people from bad actors and the very real damage that can be done to humanity.”Jeffries also accused Republicans of having “abdicated their responsibility to govern” and said Democrats “will not repeat their error.”A source familiar with Obama’s thinking said the former president sees Amodei’s letter and similar reaction from other tech moguls as an encouraging development.But President Donald Trump waved off their concerns, saying he is not worried about any existential threat posed by AI, focusing instead on the US winning in its development of the technology over China.“We’re leading China in AI. We’re the most sophisticated country in the world, and frankly, I want to keep it that way,” Trump said to reporters at the Amgen Irish Open on Sunday.About the concerns expressed by Democrats and others over the technology, the president said, “I think you have a lot of negative forces that are bringing it up that shouldn’t be bringing it up, and they’re bringing up things that won’t happen.”One of Trump’s top economic advisers, Kevin Hassett, also rejected the calls for slowing the technology down, saying on Sunday the bigger concern is a scenario in which a “malevolent actor has access to an AI that’s better than the one we have that can protect us.”Hassett, the National Economic Council director, said on “State of the Union” the White House may hold meetings this week about addressing Amodei’s concerns, but he did not specify whether Trump had floated greater safeguards.“I have concerns that if we don’t win AI, we’re going to be put in a very bad position,” Hassett said. “We are leading China right now.”CNN’s Alison Main and Molly English contributed to this report.The-CNN-Wire™ & © 2026 Cable News Network, Inc., a Warner Bros. Discovery Company. All rights reserved.THE-CNN-WIRE (TM) & © 2026 CABLE NEWS NETWORK, INC., A TIME WARNER COMPANY. ALL RIGHTS RESERVED.
Political debate over AI intensifies amid warnings about ‘catastrophic risk’
(CNN) — The debate around artificial intelligence is ramping up in Washington, with Democratic lawmakers sounding alarms on the dangers they say the technology poses and Republican leaders suggesting those
Political debate over AI intensifies amid warnings about ‘catastrophic risk’
The debate around artificial intelligence is ramping up in Washington, with Democratic lawmakers sounding alarms on the dangers they say the technology poses and Republican leaders suggesting those concerns are inflated and secondary to winning the AI race with China.
Political debate over AI intensifies amid warnings about ‘catastrophic risk’
(CNN) — The debate around artificial intelligence is ramping up in Washington, with Democratic lawmakers sounding alarms on the dangers they say the technology poses and Republican leaders suggesting those
Broadcom’s Anthropic Ramp Puts Google’s TPU Business in a Different Light
Broadcom’s September 2 results show custom AI hardware turning into substantial sales. On the accompanying call, management said it expected to accelerate Ironwood shipments to Anthropic in the fourth quarter. That puts Google’s TPU technology at the center of a relationship whose economics differ for Broadcom Inc. (NASDAQ:AVGO) and Alphabet Inc. (NASDAQ:GOOGL). Broadcom can sell […]
CT mall is adding a new anchor geared toward families. It includes go-kart track and trampoline park
Angel Land is expanding to The Shoppes at Buckland Hills in Manchester with its biggest children’s entertainment complex yet.
Here's how some Chicago small businesses are ramping up their use of AI
Mary Nguyen Aregoni, owner of the West Loop restaurant Saigon Sisters, started using Gemini, Google’s AI tool, early this year. She took free online courses about AI and a webinar from Goldman Sachs’ 10,000 Small Businesses program. “It's pretty easy and intuitive to use, but you have to know how to ask the right questions or prompt,” she says.
Declan Rice has gone from rampaging to controlling Arsenal’s midfield
In the thick Naples air in midweek, Declan Rice did what he always does: he kept running. Another start for the Arsenal midfielder, another 90 minutes completed and another performance of constructive passing and destructive defending. For anyone who was worried about Rice’s physical condition, it was an emphatic response.
Wrexham must 'find way back' after West Ham rout
Wrexham were outclassed by a West Ham side who were in rampant form at London Stadium.
New York Yankees Make Aaron Judge Announcement Before Mets Series
The New York Yankees completed a three-game sweep over the Colorado Rockies on Thursday night in the Bronx at Yankee Stadium.Sitting out of the game amid his ongoing ramp-up after returning from the IL was superstar outfielder Aaron Judge.Judge played seven innings in his return on Tuesday night and eight innings on Wednesday. Manager Aaron […] The post New York Yankees Make Aaron Judge Announcement Before Mets Series appeared first on HEAVY.
Health Brief: Medical schools face funding threat
Plus: RFK Jr. has been given access to military aircraft for some travel as Republicans ramp up their midterm efforts
North Carolina U.S. Senate Candidates ramp up campaign efforts as midterm nears
With the midterm elections around the corner, North Carolina's U.S. Senate candidates, Republican Michael Whatley and Democrat Roy Cooper are continuing campaign efforts in North Carolina and Texas.
9 things to do in New Orleans to celebrate fall: Pumpkin patches, festivals and more
The cooler weather hasn’t arrived just yet… but fall festivities are ramping up!
Top wellness essentials for energy, immunity and healthy aging
From elderberry and fish oil to magnesium glycinate and B vitamins, these Nature's Bounty supplements can help support wellness goals as fall routines ramp up.
Iraola on team fitness, Koumas' development and Fulham
Liverpool boss Andoni Iraola has been speaking to the media before Saturday's Premier League game against Fulham at Anfield (kick-off 15:00 BST). Bradley Barcola, who was forced off during Liverpool's 2-1 victory over Atletico Madrid in the Champions League with cramp, "should be available" for Saturday's match. Iraola confirmed the team will train on Friday afternoon and then they will assess whether Cody Gakpo "is ready" to face Fulham, or if they "need to wait" until Tottenham on Tuesday in the Carabao Cup.
We toured Pensacola's massive new Launch complex. Here's what's coming
See how the Launch entertainment complex, featuring trampolines, bowling, dining, high-tech games and more, is coming along ahead of its October opening.
How geopolitical rifts cut scientific collaboration
Researchers have measured how worsening geopolitical relations hobble scientific collaboration, at last quantifying the impact of rifts between governments on cooperation between labs. Over the last decade, a tenser world has thrown up new barriers to cross-border science. Collaboration between the US and China has dimmed as the two countries have sunk into an ever-deeper rivalry. Links between Russia and Europe have collapsed following Moscow’s full-scale invasion of Ukraine. But while a concern, the magnitude of the damage is less than might be expected. For all the geopolitical turmoil of the last decade, international scientific collaborations are near a record high. “Some part of the story is positive,” said Shreyas Gadgin Matha, a social scientist at Harvard University and an author of the new study. “Research collaborations are largely resilient.” Matha and colleagues looked at data on cross-border research papers and patents in the period 2000-23, and analysed how they were impacted by countries’ political relations, as measured by how often states voted together in the United Nations. They found that when states drift apart at the UN by the median difference in votes between all countries, joint scientific papers decline by 3.1% over the next three-year period. To put that in context, over the last decade, the US and China have diverged by around a third of that difference in votes every three years. In other words, on average, it takes quite a significant diplomatic rift even to trigger a small single-digit percentage drop in joint papers. “In the short term, even something like a 3% reduction [in joint papers] is, in some ways, not that big of a number,” said Matha. Research remains more international than ever, according to an analysis extending to 2023 released by the Organisation for Economic Cooperation and Development (OECD) in 2025. We’re still living in an era of unprecedented scientific globalisation, the analysis says, with 27% of papers in OECD countries written across borders. In 1970, just 2% of articles had authors from different countries. Longer-term damage?However, this trend towards increasing international collaboration “has lost momentum and might be partly breaking down,” the OECD analysis says, largely due to a fall in the intensity of US-China joint papers since 2018. Matha and his colleagues stressed they are not complacent about the global science system. For now, “it's pretty resilient,” said co-author Muhammed Yildirim, director of academic research at Harvard’s Growth Lab. But if links are weakened, through the denial of study visas, for example, then this could have a much longer-term effect, cascading through generations of scientists, he added. Related articlesChina becomes Russia’s biggest collaborator after war decimates science ties with the west US scientists prefer German to Chinese collaborators, study finds Horizon Europe is now truly global. But what comes next? Another finding of the study, Burning bridges or bridging divides: Geopolitics and collaboration in research and innovation, is that trust appears easier to destroy than create.The hit to scientific collaboration when countries drift apart is around three times as big as the growth in joint papers when they move closer, the paper finds. “It's far easier to break these ties than to mend them, and that that also perhaps has some larger policy lesson,” said Matha.PatentsThe results around patents were less clear cut. Some methods of analysis found a statistically significant link between a diplomatic rift and a drop in co-patenting, but others did not. According to Yildirim, patents with cross-border inventors are often developed by multinational companies, which may have invested heavily in global R&D facilities, so are less likely to change how they operate simply due to a change in the geopolitical weather. “That's why we might not be seeing the effect immediately in technology,” he said.By contrast, researchers might be more sensitive to geopolitics, because visa policies can quickly affect who meets who at academic conferences, he went on. International collaboration on patents is much lower than for academic articles, the study shows. It peaked at around 10% in 2010, and has since fallen back to around 8%. This could be because China dramatically ramped up domestic patents in the 2010s, said Yildirim, squeezing the international share.
How geopolitical rifts cut scientific collaboration
Researchers have measured how worsening geopolitical relations hobble scientific collaboration, at last quantifying the impact of rifts between governments on cooperation between labs. Over the last decade, a tenser world has thrown up new barriers to cross-border science. Collaboration between the US and China has dimmed as the two countries have sunk into an ever-deeper rivalry. Links between Russia and Europe have collapsed following Moscow’s full-scale invasion of Ukraine. But while a concern, the magnitude of the damage is less than might be expected. For all the geopolitical turmoil of the last decade, international scientific collaborations are near a record high. “Some part of the story is positive,” said Shreyas Gadgin Matha, a social scientist at Harvard University and an author of the new study. “Research collaborations are largely resilient.” Matha and colleagues looked at data on cross-border research papers and patents in the period 2000-23, and analysed how they were impacted by countries’ political relations, as measured by how often states voted together in the United Nations. They found that when states drift apart at the UN by the median difference in votes between all countries, joint scientific papers decline by 3.1% over the next three-year period. To put that in context, over the last decade, the US and China have diverged by around a third of that difference in votes every three years. In other words, on average, it takes quite a significant diplomatic rift even to trigger a small single-digit percentage drop in joint papers. “In the short term, even something like a 3% reduction [in joint papers] is, in some ways, not that big of a number,” said Matha. Research remains more international than ever, according to an analysis extending to 2023 released by the Organisation for Economic Cooperation and Development (OECD) in 2025. We’re still living in an era of unprecedented scientific globalisation, the analysis says, with 27% of papers in OECD countries written across borders. In 1970, just 2% of articles had authors from different countries. Longer-term damage?However, this trend towards increasing international collaboration “has lost momentum and might be partly breaking down,” the OECD analysis says, largely due to a fall in the intensity of US-China joint papers since 2018. Matha and his colleagues stressed they are not complacent about the global science system. For now, “it's pretty resilient,” said co-author Muhammed Yildirim, director of academic research at Harvard’s Growth Lab. But if links are weakened, through the denial of study visas, for example, then this could have a much longer-term effect, cascading through generations of scientists, he added. Related articlesChina becomes Russia’s biggest collaborator after war decimates science ties with the west US scientists prefer German to Chinese collaborators, study finds Horizon Europe is now truly global. But what comes next? Another finding of the study, Burning bridges or bridging divides: Geopolitics and collaboration in research and innovation, is that trust appears easier to destroy than create.The hit to scientific collaboration when countries drift apart is around three times as big as the growth in joint papers when they move closer, the paper finds. “It's far easier to break these ties than to mend them, and that that also perhaps has some larger policy lesson,” said Matha.PatentsThe results around patents were less clear cut. Some methods of analysis found a statistically significant link between a diplomatic rift and a drop in co-patenting, but others did not. According to Yildirim, patents with cross-border inventors are often developed by multinational companies, which may have invested heavily in global R&D facilities, so are less likely to change how they operate simply due to a change in the geopolitical weather. “That's why we might not be seeing the effect immediately in technology,” he said.By contrast, researchers might be more sensitive to geopolitics, because visa policies can quickly affect who meets who at academic conferences, he went on. International collaboration on patents is much lower than for academic articles, the study shows. It peaked at around 10% in 2010, and has since fallen back to around 8%. This could be because China dramatically ramped up domestic patents in the 2010s, said Yildirim, squeezing the international share.
Health questions? “Ask Away.” PC Health™ launches new “Built in Canada for Canadians” AI-powered health chat
The only AI-powered chat created expressly for all Canadians, connecting people to trusted, practical information, and appropriate care optionsPersonalized answers to health questions that Canadians can trustBacked by more than 1,000 Canadian clinical sourcesAll health chat conversations are stored in Canada and are protected under Canadian privacy laws BRAMPTON, Ontario, Sept. 10, 2026 (GLOBE NEWSWIRE) -- Today, PC Health™ launched PC Chat™, a free AI-powered health tool built in Canada, based
More evidence that mass shootings are suicidal acts
New research finds national peaks for suicides, gun rampages take place within days of each other in summer.
Allison Janney can’t believe what happens on ‘The Diplomat’ season 4: ‘It gave me chills’
‘The Diplomat’ isn’t slowing down in season 4. If anything, star Allison Janney tells EW ‘it ramps up’ even more.
Reindeer and rare-earth minerals: Swedish politicians take aim at Indigenous Sami in mining dispute
Gabna community fear their traditional herding routes will be sacrificed as far-right rhetoric ramps up against them
Poland’s anti-Ukrainian turn spills into violence
The number of crimes against Ukrainians in Poland is rising as right-wing Polish politicians ramp-up anti-Ukraine rhetoric.
Excerpt from Spencer Cox’s ‘Off Ramp’: Stopping the spiral of retribution
How to be a peacemaker in an age of contempt
Chiefs Abruptly Part Ways With Quarterback After Injury
The Kansas City Chiefs had the day off from practice on Friday, but the front office and coaching staff kept busy. They will return to the practice field Monday and begin ramping up to host the Denver Broncos in the Week 1 season opener. For now, however, the Chiefs are still fine-tuning their roster and […] The post Chiefs Abruptly Part Ways With Quarterback After Injury appeared first on HEAVY.
15 discouraging hours with Onimusha: Way of the Sword, and 10 brilliant ones with He Who Watches
In the last few weeks, while playing some video games that I might review, I emailed two cries for help. I sent the first to a rep for Capcom, confessing that the company’s samurai game Onimusha Way of the Sword (out today for PC and console) was crushing me. “Feels like I’m playing ‘hard’ mode, not ‘normal,’” I wrote. “And I don’t want to have to knock it down to “story”. I’m exploring, trying to level my gear, but these two-phase boss fights with no mid-fight checkpoints are brutal.” I wagered I was only about halfway through the game, if that. I wasn’t sure I could keep up with the steepening difficulty curve. Was I missing something? Then, on Monday, I took some photos of some puzzles that were baffling me in the mind-bending He Who Watches (out now on PC), wrote out lengthy descriptions of how I’d been trying to solve them and asked Bobby Vanden, the game’s solo developer, for a nudge in the right direction. I told Vanden I’d spent hours on these puzzles. “I’m stuck in triplicate,” I told him. Could he tell me if the solutions I was attempting were even on the right track? I didn’t mention that the puzzles—coupled with major time pressures from other work—were stressing me out so much that playing the game was giving me headaches. This double dose of panic was unusual. I’m used to managing a workload full of reporting and reviewing, used to a crowded schedule and the need to stay calm amid the bustle. But I was stressed about these games. No one was forcing me to review them, nor even play them. I’d simply found them interesting enough to start, hoped they’d be interesting enough to write about and I’d sunk hours into them assuming I’d made the right call. Suddenly, however, I felt trapped. I was emailing for a way out. Above: This guy took me about an hour to beat. The feedback I got from Capcom confirmed my fears. They didn’t say it, but I will: Onimusha Way of the Sword is not for me. It’s a brutally hard game in need of a normal difficulty level. It’s a game that spikes so severely during its abundant boss fights—yet offers such flawed ways to improve when outside of them—that it feels like a bait-and-switch. In the new Onimusha, you play as famed samurai Musashi Miyamoto, aided by a magical soul-absorbing gauntlet that is possessed by a lady who offers advice. (Way of the Sword is a continuation of Capcom’s long-dormant Onimusha series, but that set-up had me wondering if the company was cribbing from their ill-fated Bionic Commando reboot; read about “wife-arm” when you get a chance). Way of the Sword is partially set in 17th century Kyoto, an explorable city where Miyamoto can fight demons, help civilians and eventually rescue ghostly dogs. The city evolves over time, with new mini adventures and obtainable loot on offer, all feeding into systems that promise to upgrade your gear and sword-fighting skills. Upgrades, however, are so incremental as to be imperceptible, causing the exploration of Kyoto to feel like inconsequential busywork. From that hub, players can go on linear missions into forests and old temples, where they will encounter many of the game’s tough bosses. Combat in Way of the Sword is akin to many modern melee games. Players are asked to mix attacks with dodges and parries. They’re encouraged to deplete an enemy’s stamina bar in order to do greater damage to its health bar. The old Onimusha games’ signature move was the issen, a counter-attack so sudden it’s all but pre-emptive. You strike just as they begin to strike toward you, beating them to the cut. By definition, the issen is a high risk move, leaving you wide open to pain. It feels risky in the game, especially against bosses, who can maul you in just a few blows. A game might train you to perform an issen well by offering a variety of lesser enemies who are not as tough as the boss but get close. Or it might offer a toehold against bosses by saving or checkpointing the player’s progress when a boss’ first health bar has been destroyed and before the second health bar appears. It might offer the less skilled player a chance to over-level their character, should the player simply commit to playing through its optional sidequests. Way of the Sword does none of this. Fighting its trivially easy grunt enemies and then its ferociously adept bosses is like playing a game of chess where I’ve got a rook, while the opposing side is all pawns and five queens. Bosses simply don’t checkpoint. You may be able to clear a boss’ first phase without taking much damage. Good for you. Do it again, every time you fail the second phase. As for the the central Kyoto hub, I kept pace with all of its added side activities and never felt like I was overpowered. Bosses could still easily buckle me. The new Onimusha, I concluded, is just too discouraging to keep playing. The advice I got from Capcom had been well-intentioned. They reminded me of the game’s various systems. They alerted me to an optional assist that flashes recommended button inputs (basically: counter this move; dodge that move). It was a little helpful. So was dropping down to “story mode,” which I tried last night. Story mode turns on those button prompts by default. It makes countering and dodging way too easy, nearly automatic. I don’t consider myself a master of action games like these, but I’ve cleared the likes of God of War, Stellar Blade, Star Wars Jedi and others of sub-Sekiro difficulty and had a fun time doing so. Not here. Not yet. Unless they patch Onimusha: Way of the Sword and add a middle difficulty or just checkpoint the damn bosses when they’re between health bars, my streak of loving Capcom games released in 2026 will likely end at two. It’s a shame, because I was having a good time finding those ghostly dogs. And then there’s He Who Watches, a phenomenal first person puzzle game with Portal vibes, except instead of a portal gun you’ve got a magical bow that shoots one arrow that can activate switches or be used to drag blocks. The twist is an actual twist: you can also walk on walls and the ceiling, reorienting gravity as you do, thereby placing blocks onto those other surfaces. Walking on walls and ceilings to solve problems is really the best thing. Would that I could in reality. He Who Watches consists of locked-room challenges, each brief enough to only require about a minute to actually solving, though it will take five, 10, eventually 30 minutes to figure out said solutions. They are not obvious! It’s a game of layered mechanics and shocking solutions. For example, see if you can follow this: You can drag a block to a wall. Then you can walk on the wall, which now feels like the floor, and drag that block across the wall. Later, back on the floor, you might realize you can look up. The block is still on the wall, stuck to it. You can shoot your magic arrow to its underside. Doing so creates a tether, so that you can yank the block off the wall and carry it, as if it were a balloon, into the spot where you need it to be to solve the puzzle. Here, watch Vanden explain some of the game’s basics in this launch trailer: As with any great puzzle game, the solutions to He Who Watches’ puzzles elicit relief and amazement. Oh my god, that worked! I didn’t even think that could be possible! Learning to solve the game’s puzzles feels like learning magic. But, oh, does the game get hard. Its Steam reviews, mostly glowing, are full of players remarking how quickly He Who Watches made them sweat. Wrote one: “loving this one already although my brain is hurting!” Wrote another: “As you get further in the game it feels like you need an IQ level of at least 120+.” Vanden has shown some mercy. Each locked room puzzle includes an optional junior version of the puzzle, meant to teach you. Difficulty nevertheless ramps severely. By the time I was emailing Vanden for help, I was struggling to even clear one of the hint puzzles. When I messaged him, my stress was exacerbated by strange things I’d found in the game’s various hubs: suspicious passageways, odd blocks and some intriguing locked doors. These were hints of secrets, I realized, yet I sensed I needed to play further into the game to understand them. I was stuck, but I wanted to see the rest. Vanden offered to give me the exact solutions, to solve those three puzzles for me, but first he gave four nudges. Three were for the specific puzzles, but his best hint was for all and ultimately proved to be a terrific life lesson: go back a bit, he suggested. Do the puzzles right before those. They were teaching you something. Focus on what their lesson was. Don’t rush, in other words. Recognize what you’ve accomplished. Build off of that. I did so. I absorbed the lessons. I saw those three tough puzzles in a new light. I solved one the night after he wrote back, another the morning after. I left a third for another time. I didn’t need it and I wanted to plunge deeper into the game, closer to the moment when I was sure I could start unlocking those secret doors. My head stopped hurting, too. He Who Watches feels special. It’s got more challenges, and I’m undeterred. It’s also nice that its puzzles don’t have a surprise second health bar. Game File is a reader-supported publication. To receive new posts and support my work, consider becoming a free or paid subscriber. Subscribe Item 2: In brief… 🎮 Ilari Kuittinen, co-founder of Helsinki-based Housemarque (Super Stardust HD, Resogun, Returnal) has stepped down from his studio, after a 31-year run, saying he’s “ taking a rare and well-deserved breather.” Sony purchased Housemarque in 2021, and the studio released its newest game, Saros, earlier this year. Trend-watch: Sony-owned Insomniac saw its founder Ted Price retire in early 2025, after a 30-year run. Sony-owned Sucker Punch saw its co-founder Brian Fleming step down in late 2025, after a 28-year run. 👀 Savvy Games Group chief Brian Ward is stepping down from the Saudi-government-backed games conglomerate, Bloomberg reports. No word on a long-term successor yet, nor if this augurs any closer integration between Savvy and Electronic Arts. EA was purchased by a consortium led by Saudi’s sovereign wealth fund, in early August. 💿 Square Enix has denied a Japanese media report that the company was planning to go private. In very different Square Enix news, the company revealed that the physical version of Final Fantasy VII: Revelation, the April 2027 finale of its radical remakes of FFVII, will include just one disc in its case, requiring a download for the rest. The first two FFVII remakes in the trilogy shipped on two discs apiece. While Square hasn’t commented on the reason why, a feature here in Game File last month broke down the processes and costs for physical games. The expense of a second disc comes out of the game publisher’s cut of each copy. Square could be saving in excess of a dollar a copy with this move. 🟥 Grand Theft Auto IV’s 26-minute ’‘extended look” gameplay showcase that premiered on Netflix last week—and was exclusive to the platform for six hours—drew 31.1 million views in its first four days, the streamer announced. (Netflix calculates views as total viewed hours divided by runtime; excludes replays). Compared to YouTube: The version that later premiered on Rockstar Games’ YouTube channel is sitting at 22.6 million views after seven days (YouTube’s more liberal counting system tallies anyone who viewed even just the first few second.) Compared to other Netflix mega-events: Last year, Stranger Things season 5’s first four episodes, which debuted together, drew a record 59.6 million views in their first few days on Netflix. For more of a live event type of comparison, in 2024, the Jake Paul vs. Mike Tyson boxing match drew 65 million concurrent streams as it happened; Netflix didn’t release live numbers for the GTA premiere. ☁️ Microsoft is changing the way it charges for cloud gaming, from an all-you-can-play offer for Xbox Game Pass subscribers, to caps for the subscription’s tiers (15 hours per month at the Ultimate tier), with the option to buy more hours in bulk beyond that. The company also said it will sell batches of cloud gaming time to non-Game Pass subscribers, details TBA. Microsoft does not release figures for cloud game usage, but said its changes would impact 4% of Game Pass subscribers. That implies a small portion of its subscribers exceed the 15-hour monthly mark. Cloud gaming offers the promise of playing games without the need for console or PC hardware, as the graphics, sound and controls are all transmitted via a streaming connection. Microsoft notes that its cloud gaming service can be used for a range of things, including Xbox One players using it to play newer-gen Xbox Series games via streaming; and people playing games via streaming, sans any console, “in markets where consoles are less available or affordable.” (That latter use case could even be relevant in Xbox’s home market soon, as console prices keep rising.) Take Two Interactive chairman Strauss Zelnick recently told investors he expects game-streaming tech, which has been only lightly adopted by gamers for over a decade, to be widely used within three years. 🇺🇸 The Trump administration has published multiple agenda-driven web video games to the White House’s website. One called Build The Wall partially clones Tetris as it asks players to build a wall to stop a “zombie border siege.” While actual Tetris involves clearing lines and basically not building a wall, the Trump-backed game omits the line-clearing aspect (and omits the fun as well). On Instagram, Tetris’ official license holders reacted by stating: “At Tetris we believe in the power of connection and bringing people together, not dividing them. To our fans everywhere: we love you, we see you, and we’re grateful to have you in our community. P.S. The Tetris Company was not involved in the creation of ‘Build the Wall.’ P.P.S.: We take copyright infringement very seriously.” Item 3: The week ahead: Tuesday, September 8 Game releases: Mewgenics (consoles; already out on PC) is an engrossing tactical combat game (with cats). It is getting its console port right after the release of a Star Wars tactics game and ahead of the late September launch of a Fire Emblem–a bumper crop for the genre. Wanderburg (PC) is an auto-shooting game like Vampire Survivors, but you’re a castle on wheels Event: Nintendo airs a 30-minute Nintendo Direct (10am ET) focused on The Legend of Zelda’s 40th Anniversary. A full unveiling of the upcoming remake of The Legend of Zelda Ocarina of Time is expected. Will they also show footage from next year’s live action movie? Tease the next big 3D Zelda? Add Link to Mario Kart World? Shadow-drop a new Tingle game? Wednesday, September 9 Event: Nintendo again! On this day, they’re planning to air a 45-minute Nintendo Direct (10am ET) focused on games heading to Switch 2 this winter. Followed by about an hour of gameplay demoed by the company’s Treehouse team. The September Nintendo Directs are always some of the year’s biggest. The 2025 edition included announcements of several major 2026 Switch/Switch 2 games: Pokémon Pokopia, Mario Tennis Fever, Yoshi and the Mysterious Book, Fire Emblem Fortune’s Weave. Plus the return of the Virtual Boy. Friday, September 11 Game release: EA Sports NHL 27 (PlayStation, Xbox) is a hockey game. There are so few that an indie studio that had been making wacky sci-fi first-person shooters just announced that, hey, we’re going to fill a void and make a hockey game for PC.
Local business replaces wheelchair ramp after stolen from Woonsocket church
A local business replaced the wheelchair ramp at aWoonsocket church after it was stolen last month.