SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " vertical " 189 found 🔀 AI-powered Shuffle
Apple Will Label Apps 'Made for iPhone Duo' in App Store
In its press release highlighting apps that have been optimized for the iPhone Duo, Apple said the App Store will label apps that are "Made for iPhone Duo". In order for an app to be optimized for the iPhone Duo, the developer needs to build it with the iOS 27.1 SDK or later. Apps optimized for the iPhone Duo fill the entire inner display, and the app's toolbar appears vertically below the status bar.
Former Netflix and Tubi Producer To Launch Shortee, A Vertical Streaming and Gaming App
Nelson Moses Lassiter, an Emmy-nominated producer known for his work on Netflix’s major international hits and for creating original films at Tubi, is launching his venture. Shortee, a mobile entertai...
2027 Wide Receiver Yuto Kawamura-Johnson Flips Commitment to Michigan
The Wolverines poach an explosive Florida playmaker from Toledo after a dominant visit. Boasting a staggering 24 yards per catch, the dynamic slot receiver brings elite vertical speed to Ann Arbor.
James Talarico kicks off tour with ‘Friday Night Lights’ cast
Some of the cast of the Emmy Award-winning high school football drama “Friday Night Lights” teamed up with Texas Democratic Senate candidate James Talarico in a new video announcing a slew of campaign events.
Huanyu Entertainment Showcases New Productions at 42nd MIPCOM Cannes
The 42nd MIPCOM Cannes opened October 12 at the Palais des Festivals in Cannes, France, focusing on branded entertainment, AI-generated content, microdramas and vertical video. Huanyu Entertainment presented new productions, including Shadows of Desire and Echoes, and participated as a lead partner in the October 14 AI Entertainment Forum, discussing AI content monetization.
How to see the vertical Space Shuttle Endeavour at the California Science Center
The 200,000-square-foot expansion at Exposition Park will feature more than 100 aerospace artifacts and 100 new hands-on exhibits focused on science, technology and engineering.
First Take: Vertical Endeavors’ New Owners
Husbands, business partners, and longtime climbers Adam Arling and Brent Sugay have taken the helm of Vertical Endeavors.
MIPCOM Cannes Attendance Dips as AI, Creators and Vertical Dramas Reshape Global Entertainment Market
CANNES, France — Attendance at MIPCOM Cannes was down this year, but the world’s largest international television market is undergoing a transformation that organizers say reflects the dramatic changes sweeping through the global entertainment business. MIPCOM Cannes 2026 drew 10,100 delegates from 104 countries, down from approximately 10,600 attendees from 107 countries last year. The … Continue reading "MIPCOM Cannes Attendance Dips as AI, Creators and Vertical Dramas Reshape Global Entertainment Market"
Kevin Hart's Hartbeat Inks Deal With Fox Entertainment For Vertical Content, Microdramas
Fox Entertainment and Hartbeat announced a multi-faceted partnership that leverages new, original vertical series as a development pipeline for film and television content. The partnership pairs Codeblack’s record of building film and television businesses for underserved audiences with Fox Entertainment’s studio operations, worldwide sales organization and growing vertical video ecosystem. It also extends vertical storytelling … Continue reading "Kevin Hart’s Hartbeat Inks Deal With Fox Entertainment For Vertical Content, Microdramas"
Fox Entertainment Partners With Hartbeat for Vertical IP Development, Distribution
The new partnership gives Fox first look at films and TV series developed from select Hartbeat labels' microseries.
Kevin Hart’s Hartbeat Inks Vertical Series Deal With Fox Entertainment
Kevin Hart’s production company Hartbeat has inked a vertical series deal with Fox Entertainment. The deal will see Fox Entertainment Studios have first look rights to developing feature film and tele...
Kevin Hart’s Hartbeat Inks Vertical Series Deal With Fox Entertainment
Kevin Hart’s production company Hartbeat has inked a vertical series deal with Fox Entertainment.
Fox Entertainment, Hartbeat Test Microdramas for Film, TV Adaptation
Under the pact, the most successful vertical series produced by Hartbeat labels will be developed into more traditional entertainment formats.
Fox Entertainment, Kevin Hart's Hartbeat Sign Vertical Drama Deal
Fox takes a first-look option to develop original vertical series made under the Codeblack, Essence and Revolt brands into future film and television projects.
Convenience Stores Put Vertical SaaS to a Multi-Business Test
Vertical software as a service has generally benefited from specialization. A restaurant platform can be designed around menus, kitchens, ordering and
Vurt wants you to look at vertical videos as a genre of their own
Vurt is bringing vertical microdramas to widescreen TVs.
Apple Reportedly Waiting on Samsung for Ultimate Bezel-Free iPhone Display
Apple is waiting on Samsung to perfect a next-generation OLED display technology that wraps almost vertically around a phone and essentially makes the sides themselves part of the screen, claims a Chinese leaker. Xiaomi's 2021 concept phone – bearing a striking resemblance to Samsung's rumored technology According to the Weibo-based leaker Instant Digital, the technology is internally described by Samsung as a "full-surround, full-screen display".
Service 1st marks 100 years in business, extends beyond mortgage lending
- Company traces its roots to 1926 and continues to grow with new products and expansion into more vertical markets -
Anne Hathaway Surprises D23’s Entertainment Showcase By Giving An Update On Princess Diaries 3
Wealthspire Launches $2.9B Sports and Entertainment Practice
Wealthspire’s new vertical will work with athletes, entertainers and creators, with managing director Frank Marzano leading the practice.
Blue Origin unveils huge 'Power Tower' to boost solar electricity on the moon (video)
"Our Power Tower is a 20-meter-tall, vertically deployed solar array system designed to provide more than 10 kilowatts of power for Moon Base operations at the lunar south pole."
Trump rally attendees react to war and the economy ahead of the midterms
CNN’s Alayna Treene speaks with Trump supporters about their views on issues like the Iran war, gas prices and the economy, as the US president campaigns in Vandalia, Ohio in a bid to help Republicans retain control of Congress in next month’s midterm elections.
Jazz Should Consider Trading for Mavericks Center
Upgrading the frontcourt could turn Utah into a legitimate Western Conference threat by swapping Jusuf Nurkić for Daniel Gafford’s elite rim protection and high-efficiency vertical spacing.
Two Carolina Panthers the Detroit Lions Must Watch Out For
A dominant interior force and a towering vertical threat stand between Detroit and a crucial road win as the Lions prepare for a physical Sunday night showdown.
NFL Trade Pitch Ships Patriots ‘Vertical Threat’ WR
Bleacher Report's Kristopher Knox named the New England Patriots a potential suitor for Los Angeles Chargers wide receiver Quentin Johnston. The post NFL Trade Pitch Ships Patriots ‘Vertical Threat’ WR appeared first on HEAVY.
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Gibraltar Business Capital Provides Credit Facility to Support RS2 Healthcare Partners’ Investment in KMM Group
Gibraltar Business Capital (GBC) closed an asset-based revolving credit facility for KMM Group, a vertically integrated precision contract manufacturer. The
Banijay Entertainment Brings Back Romance with Nordisk Film TV’s Date Knight
Media and entertainment group, Banijay Entertainment, today unveils a brand-new dating reality format Date Knight. Produced by Nordisk Film TV, part of Banijay Nordic, for Danish public broadcaster DR, the format will join the group’s portfolio of new IP heading to MIPCOM. Date Knight invites singles to step into a spectacular romantasy world where epic […]
New IFT White Paper Provides Blueprint for Building a Future-Ready Food Science Workforce
IFT covers building a future-ready food science workforce through AI, policy literacy and systems thinking.
Scientists Report Continuing Harms to U.S. Science in Second-Year Survey
A survey of scientists across a variety of life sciences details how federal government policies have created ongoing disruptions to American research and the scientific workforce.
Tissot Introduces the First Quartz PRX Chronograph
Tissot adds a quartz chronograph to the PRX collection, pairing its integrated steel design with a cool vertically brushed dial and slim built.
MIPCOM 2026: a "convergence" point for every entertainment industry to talk vertical series, branded content, gen AI, and more
When more than 10,000 people arrive on the shores of the French Riviera for MIPCOM 2026, they'll be greeted by an event designed with one theme in mind:
iPhone 18 Pro vs. iPhone Duo Buyer's Guide: Which Should You Choose?
Apple's new iPhone lineup asks buyers a new and challenging question: Is a foldable display worth feature compromises? Alongside the iPhone 18 Pro and iPhone 18 Pro Max, which start at $1,199 and $1,299 respectively, there is now the iPhone Duo, Apple's first foldable iPhone, which starts at $1,999. All three are brand new, all three feature the same A20 Pro chip, and all three sit at the top end of Apple's lineup.
Scientists discover how to decode weather on faraway, deep-space worlds
Scientists from Trinity College Dublin have developed a powerful way to unravel the changing weather patterns on distant worlds. Using this approach, they discovered that the weather on a well-studied brown dwarf, “SIMP 0136”, previously linked with Northern Lights-like phenomena, is largely shaped by just two dominant processes: changes in temperature and the vertical structure of its clouds.
Canon EOS R8 Mark II Announcement on September 15, 2026
The day is upon us, the Canon EOS R8 Mark II will officially be announced at 9:00PM New York Time or 2:00AM in London. Canon will also announced the Speedlite EL-5 II and a ergonomic grip for the EOS R8 Mark II The grip looks good. There isn't a vertical shutter button on the grip, […]
How plant science is taking root in East St. Louis
A vertical farm in a shipping container can grow more than 3,000 heads of lettuce. More than 20 units are producing fresh food in East St. Louis.
Google Wallet for Android getting vertically stacked card list
Following the homepage redesign and fullscreen passes revamp this year, Google Wallet is trialing a vertically stacked card list.
Three Bold Predictions: Michigan State vs. Eastern Michigan
Expect sophomore quarterback Alessio Milivojevic to unleash a vertical assault against a stout Eagles run defense while a hungry Rodney Bullard looks to erase early season mistakes.
Could Latinos flip this Colorado district blue?
Colorado’s 8th Congressional District is a battleground: evenly divided politically, 40% Hispanic and critical in deciding control of Congress. John King talks to voters to explore whether the Latino trend toward President Trump continues.
Hot werewolves, billionaire baby daddies and absurd cliffhangers. Entertainment's trashiest new obsession fits in the palm of your hand.
Vertical dramas are filmed to fit on your phone screen that indulge in cliches and spicy moments like R-rated Hallmark films.
Maryland teachers now have new interactive science tool from state Ag officials
Explore Chesapeake Bay watershed education with engaging lessons designed for students in grades three to eight.
‘Trump-a-palooza’ aims to energize Republican base
Republicans gathered Wednesday night in Dallas for the first-ever Republican midterm convention, an event designed to energize voters, raise money and highlight key Republican candidates ahead of the November election. CNN’s Alayna Treene takes us through the key moments.
MIPCOM 2026 expands creator economy programming, embraces vertical content and generative AI
The worlds of legacy entertainment and creator content are becoming ever more intertwined--and MIPCOM wants to be the nexus where they meet. Lucy Smith, "We don't see the creator economy and mainstream media as two separate worlds anymore. They are increasingly part of the same entertainment business," Smith says. "Creators are building audiences, businesses and valuable IP. Studios and platforms are looking for new talent and new ways to reach audiences. Brands are becoming content partners and investors."
Chernin Entertainment Expands Film Team
Chernin Entertainment's robust film vertical has made three promotions and a new hire.
MANN ROBINSON EXPANDS ENTERTAINMENT ECOSYSTEM WITH 'URBAN OPERAS', A NEW VERTICAL STREAMING PLATFORM BUILT FOR STORIES THAT KNOW US
Filmmaker, director, producer, studio owner, distributor, and streaming entrepreneur Mann Robinson is expanding his growing entertainment ecosystem with the launch of Urban Operas, a new vertical streaming platform created to bring culturally connected, mobile first storytelling directly to audiences.
Vertical Aerospace’s eVTOL Can Fly. The Passenger Business Is Still Unproven
Vertical Aerospace has made real flight progress, but five years of recapitalization show why passenger economics remain the harder test.
The Market Forces Quietly Adding Thousands to Patient Bills
The true cost of “vertical integration”: patients directed to a higher-priced location for procedures. Or forced to buy from their insurer’s wholly owned pharmacy, which may not stock the drug prescribed or provide it at the lowest price.
Flying taxi firm's chief engineer's best advice: embrace discovery
"Just discover, and embrace the discovery, and learn as you go," David King, chief engineer of Vertical Aerospace told Business Insider.
August Monthly Review: ChatGPT In Epic
Death, taxes, another frontier lab healthcare launch inspiring truly insane LinkedIn takes. As much as I want to stay away, I repeatedly am the crewman unplugging his ears whenever we pass these sirens. So it’s not the first and probably not the last time we dial up the typewriter rather than tie ourselves to the mast. The full blow-by-blow timeline: Health API Guy is a reader-supported publication. To receive new posts and support my work, consider becoming a free or paid subscriber. Subscribe The End of the Standalone PHR (Jan 8): ChatGPT Health arrives for consumers, at the time powered by b.well. I was bullish on the approach in that the best way for the PHR to finally solve distribution was to meet consumers were they already are (i.e. When Horizontal Meets Healthcare (Jan 9): OpenAI for Healthcare puts out the shingle for enterprises, with SharePoint ingestion standing in for the EHR integration the product actually needed. Another One: Anthropic’s Healthcare Debut (Jan 16): Claude's version, on HealthEx rails instead of b.well, with Agent Skills for FHIR development as the one true vertical-specific investment. ChatGPT for Clinicians: The Trap Sprung (Apr 24): OpenAI filled in the missing GTM middle with a free product for verified clinicians, effectively peeling the enterprise wrapper off ChatGPT for Healthcare and taking the PLG fight directly to OpenEvidence. OpenAI’s Second Attempt at Health (Jul 31): a relaunch of their patient specific app, now branded Health in ChatGPT, where the privacy partition came out, the connectors thinned, and b.well disappeared in favor of first-party FHIR work against a smaller network Beyond a Shingle So what was announced now? Today, we’re introducing a new electronic health record integration that brings authorized patient context from Epic into ChatGPT for Healthcare, along with the Healthcare Public Data plugin for direct, structured access to official healthcare datasets like PubMed, DailyMed, and CMS Coverage. Together, these capabilities bring ChatGPT closer to the systems and sources healthcare teams trust, while supporting the controls and compliance healthcare work requires. The core portfolio is unchanged from prior announcements we delineated and discussed (aside from the relaunch of patient-facing). Since trade publications still seem to be confusing them by using the wrong names: Enterprise sales motion: ChatGPT for Healthcare Protecting their core product / PLG: ChatGPT for Clinicians Consumer/patient-facing product: Health in ChatGPT So really, this is a feature release (specifically for ChatGPT for Healthcare when it comes to EHR integration). What’s cool about it, though, is that we are moving beyond just putting out a shingle. Everything in the January enterprise launch was horizontalizable: Horizontal tech companies thus generally start verticalization with their “putting out a shingle phase”. Telling the world you’re open for business as a horizontal tech company reliably attracts early inbound interest from buyers who are already trying to force-fit horizontal tools into domain-specific workflows and are eager for any signal that the vendor intends to support their use case more directly. Nothing was really vertical specific, which is exactly what you'd expect from the ultimate hypergrowth horizontal company dipping their toes into specific industries. But eventually you have to stop changing the sign on the door and start changing the product. Can you guess where the horizontal product was going to run out of road? This is the core dilemma writ large: verticalization requires differentiation, while scale economics of consumer and horizontal push toward unification. I’ve buried the lede so deep here it will be painful to some readers, but what should be shocking to no one is that my perspective is that EHR integration is the only path that meaningfully resolves this tension for ChatGPT for Healthcare. Integration with Microsoft Sharepoint is fine, but it is categorically insufficient for any product that hopes to influence clinical decision-making. SMART Money Well here we are, eight months later! Real vertical investment has begun, which surprised a few people. One friend in the industry messaged me: “Absolutely no way Epic gave ChatGPT API access.” Looking forensically at the announcements, the integration is notably read-only across appointment notes, laboratory results, medications, and specialist documentation. So while I’m not a betting man, I'd wager the house this is a SMART on FHIR launch: That sounds a lot like USCDI! The recommended path for the workflow they outline would be SMART on FHIR Their Health AI lead’s post is evocative of both standalone and EHR launch SMART, which another termed “ChartGPT” and “EHR Plugin” The implementation burden for SMART on FHIR is the lowest of the available integrative paths This is the team who literally did patient-facing SMART on FHIR with Epic last month Most importantly, if you’re a horizontal company, you generally still haven’t taken the full plunge and thus (overly) value reusability. SMART on FHIR is the logical compromise: healthcare-specific enough to matter, but standardized enough to reuse. Nobody Asked Judy Another friend asked “I thought they had to go to each health system, or did they go direct to Epic and now health systems opt in?” Given the trust paradigms in healthcare, this functionally cannot be Epic hoovering up all the data for OpenAI and shoving ChatGPT in their customers’ faces (or they would revolt). However, I do believe the aforementioned terrible coverage by TechCrunch and other outlets is probably responsible for that question, given the 325 million reference. When using FHIR as a business associate to an Epic customer, there is no EHR gatekeeping to speak of, as that isn’t how fhir.epic.com works: You register an app You pick your APIs You test against the sandbox APIs You list as “Ready for Production” Hospitals pick your app You test and go live with them Bluntly, nobody had to say yes or no in Verona (nor were they given the chance). Vendor Services (their next developer tier up that I doubt OpenAI is using quite yet in this initial release) certainly has contractual paperwork that some resent, but even there, the twin pressures of mounting antitrust and information blocking make outright gatekeeping increasingly fraught. My friend’s sentiment is, to me, representative of a broader industry neurosis, perhaps a sort of scar tissue of prior eras: people assume the gate is still there and never actually try the door. There are certainly other ways Epic (and any EHR) can put its thumb on the scale, but they are not so dumb as to stand in front of a federally mandated API and play bouncer at this exact moment in time. So I think they can and probably should go deeper, as this release is at best parity and at worst behind vertical-specific competition. OpenEvidence did a basic SMART launch with Sutter Health in February, allowing for more convenient evidence search by providers. They then add patient-context (the equivalent SMART on FHIR flow to what we see here) when Cedars-Sinai went enterprise-wide in May. UpToDate has four distinct applications across deeper workflows like patient engagement listed in Epic Showroom and announced a partnership with Epic to power Art at UGM Abridge and other ambient scribes have invested deeply into the deepest bidirectional clinical copilot workflow with integrations well beyond SMART on FHIR. In that light, the “Who is OpenAI primarily targeting here?” is clear. This release brings them into striking distance of OpenEvidence, but not the others quite yet. They are the only one of the three you can reach without building something truly Epic-specific. When will they go further? Competition is a great motivator to overcome the horizontal demons and start building things that can’t be reused: not across industries, not across EHRs, maybe not past the customer you built them for. That’s the price of actually verticalizing. The question is if and when OpenAI will be willing to pay it. Month in Review Here is the monthly review. As a reminder, this is a regular round-up of the month’s posts and other content to surface things you may have missed across regulation, litigation, interoperability, and beyond. AI assistance is used in these bullet summaries so I can focus on articles. Articles Published: None this month Video Content: The Information Exchange: Standards-based Thruple Edition (Aug 14): Back to school for us too, with Brad reporting in from the CMS Health Tech Ecosystem’s one year anniversary in DC. We get into the January CMS-0057 deadline, the fall rulemaking reading list, and why enrollment still keeps most apps off FHIR. The Information Exchange: Epic Dúnadan Edition (Aug 25): A UGM roundup with Ryan Brickner joining for the first time to check our takes against what the building actually thinks. Rangers, Ergo sitting on top of EHI, and a down-market lineup that needs some cuts. Regulatory: Stacked Deck, Bad Hand (Aug 05): ONC’s website refresh took the entire HIT Policy Committee record with it, so I rebuilt the archive and went looking for the regulatory capture story everyone assumes is buried in there. Stacking the deck and winning the hand turn out to be very different things. The Sixth Generation of Patient Access (Aug 19): A quick catalog of the five generations of patient access we’ve layered on since HIPAA, and the two candidates now competing to be the sixth. One is planned. The other is the market routing around the plan entirely. Court cases: Three Cases Walk Into a Docket (Aug 06): Two surprise settlements cleared the board in a single week, and then Judge Maddox dropped ninety-four pages on Vyne v. Henry Schein. The sleeper is a DMCA holding that makes direct-to-database a considerably riskier business model. Epic v. Health Gorilla: Into the MDL (Aug 10): Nine class actions are headed to Miami, and the Panel signaled it wants to bring the case that spawned them along too. That would leave Epic arguing the requests were obviously fraudulent in one courtroom and unknowable in the other. Amazon v. Perplexity: Agents Are Legalized! (Aug 11): The Ninth Circuit vacated the injunction against Comet, holding that the user is the one accessing the servers rather than the company that built the agent. A real win for agentic access, and a much narrower one than the headline suggests. Veeva v. Epic: Come At Me, Bro (Aug 26): Epic’s response brief wants the dismissal affirmed and, unusually, wants the opinion published as precedent. Buried in it is Epic’s own description of what its non-competes actually prohibit, which current and former employees should read closely. EHRs: The Contract Epic Would Never Sign Today (Aug 04): A 1999 SEC exhibit catches Epic licensing nearly its entire product line, Tapestry included, to the company that became TriZetto. The marketing services menu attached to it is the part that will make you blink. Forecast from Verona (Aug 07): The Epic Almanac makes one argument six different ways: the AI is only as good as the networks behind it. Emmie headlines, Art’s context stack is the most ambitious part, and Penny finally gets an autonomous coding date on the calendar. Works With Epic MyChart (Aug 17): Epic’s first new Showroom category since the death of Workshop certifies hardware instead of software, badge on the box and all. Made for iPhone, but for blood pressure cuffs, and rough news for anyone selling the RPM stack sitting in between. UGM Hot Takes 2026 (Aug 20): Everyone else covered the AI announcements, so I went after Savvy deleting the payment gateway, Rangers as Boost with the timer removed, and a down-market lineup with too many entries. Plus the Health Grid tidbits I cannot help myself on. MyChart Central Grows Up (Aug 24): Device data and Emmie turn Epic’s identity hub into a full consumer platform, which is both a logical answer to ChatGPT and a bit of a mistake. It also happens to be the best scraping target Epic has ever shipped. Industry Analysis: The Wrong Yardstick (Aug 12): Vertical software keeps getting judged against Superhuman and Notion, which is the wrong bar entirely. Your user is comparing your product to a whiteboard and forty phone calls before lunch. Primitives vs. Abstractions (Aug 27): Developers want building blocks, systems of record prefer to hand out business logic, and both sides have a real case. There’s no test from the outside that separates the engineering reason from the competitive one, which is why this keeps ending up in court. Cross-industry Comparisons: The Two Kinds of Platform Power (Aug 18): Attention power and record power are different problems that keep getting handed the same regulatory toolkit. Congress’s latest swing at Big Tech shows both what’s possible and where it falls apart. The Dogs of (Platform) War (Aug 21): A CourtListener alert turned up a property management fight with healthcare’s exact shape and none of the Cures Act. Shell prospects, ghost accounts, a notetaker bot that came back to haunt someone, and a lawyer arguing both sides of the same theory in two states. Fractals All the Way Down (Aug 31): Yardi dominates property management right up until you zoom into one segment, where AppFolio owns it outright and Yardi doesn’t appear at all. Where you draw the line around a B2B software market is about to decide an awful lot of cases. Other News: If Judy Had the Courage (Aug 13): A short eulogy for the era when software was allowed to look insane: WinAMP, bold colors, and everything the grey chatbot era has taken from us. External Media: Portland Monthly Health Tech Meetup: Erin O’Brien channeled my own feelings - maybe it’s just because it’s August and beautiful, but the monthly edition of the PDX Health community meetup was a ripper. Make sure to reach out if interested to join for the next one. STAT’s Coverage of Epic This Month: Brittany Trang of STAT did a fantastic job of breaking the FTC investigation that’s been lurking, as well as UGM related coverage, so I had to give her her wish of a meme. Fall Conferences: I’m pumped to be kicking off my fall conference season in NYC at Nabla Accelerate next month, which Chrissy provided the link to apply for. Here’s the rest of my schedule in case you want to meet up: Commonwell (Redwood Shores, CA): Oct 13-14 Open@Epic (Madison, WI): Oct 21-22 eHealthExchange (Austin, TX): Oct 27 Sequoia Project (Austin, TX): Oct 28-29 HLTH (Vegas): Nov 15-18 RSNA (Chicago): Nov 29-Dec 3 Posts I Liked: HTI-6 Should Unbundle API Certification: Josh Mandel makes the case that HTI-6 should split (g)(10) into separate authorization and data certifications, so a PACS or a genomics platform can certify only the role it actually performs. Imaging is the urgent example, but the structure solves a much bigger problem. On implementing ePrior Auth with Epic: Scott Rossignol’s field notes from a live ePrior Auth build on Epic, including the two app registrations nobody warns you about and the CPT mapping problem waiting at the end. CMS-0057 implementations are going to be such a beast. Healthcare point solutions are starting to look a lot like streaming services: Spencer Dorn runs the cable-to-streaming arc against health IT and lands squarely on the bundling half of the cycle. Bundling can be good! It can also be bad! Life is nuanced. Health API Guy is a reader-supported publication. To receive new posts and support my work, consider becoming a free or paid subscriber. Subscribe
New research: For lower costs without worse outcomes, vertically integrate healthy health systems with certain health plans
Hospital-operated Medicare Advantage plans can help streamline post-hospitalization care of discharged inpatients while cutting episode-of-care costs and maintaining good patient outcomes.
If space data centers feel far-fetched, why not interstellar travel?
The team behind Starcloud's orbital data centers has a new high-risk space project: Sending a probe to Alpha Centauri.
VIRTUE, V47 Entertainment and COL Group Launch World's First Microdrama Upfront
Little Black Book, 'Inside Microdramas', dedicated to the rapidly-expanding vertical entertainment economy, will be held in Singapore on October 27th
COL Group, Virtue Asia, V47 Launch Inside Microdramas Upfront
COL Group, Virtue Asia and V47 Entertainment unveil Inside Microdramas, a vertical entertainment upfront, set for Singapore on Oct. 27.
Vertical 6-Bike Rack Review: Thule Revert vs. Velocirax Max vs. Yakima HangTight
Three big-name vertical hitch racks go head-to-head on loading ease, trail stability, weight capacity, and overall value.
Vic Fangio reveals that Jonathan Greenard may miss start of regular season
Edge rusher Jonathan Greenard, the Eagles’ $98 million free agent signing, is in danger of missing the start of the season with a pectoral injury.
Authentic Completes Acquisition of Care Bears, Establishing New Character Entertainment Vertical
Authentic Brands Group (Authentic), a global brand and entertainment platform, today announced the closing of its acquisition of the intellectual property (IP) of Care Bears, one of the world’s most enduring family entertainment franchises. The transaction establishes character IP as a new vertical within Authentic’s global platform., , , , Authentic has assembled a senior team of business and creative leaders to accelerate the brand through content, experiences, products and partnerships., , , , ...
I tried Windows 11's new customizable context menus, and they're a major improvement: Microsoft will let you restore Windows 10 style vertical layout for primary actions and more
We go hands-on with the new customizable context menu options coming soon to Windows 11 that make them faster and easier to use!
Archer Aviation Exec Says Boeing Deal Will ‘Significantly Change the Profile’ as $200 Million Insitu Business Joins Portfolio
Archer Aviation Inc.‘s (NYSE:ACHR) deal with Boeing Co. (NYSE:BA) could significantly reshape the electric vertical take-off and landing (eVTOL) company. Insitu’s $200 Million Revenue Business During the company’s second-quarter earnings call on Monday, Archer’s Chief Financial Officer Priya Gupta hailed the company’s acquisition of unmanned aircraft systems manufacturer Insitu, as well as autonomous eVTOL maker Wisk Aero and SkyGrid in an all-stock deal. Read Also: Rocket Lab USA, Hims & Hers,
Lenovo Project Swan leaks with horizontally expanding rollable ThinkBook display
Lenovo may add another design to its growing list of flexible-screen PCs. Project Swan uses a horizontally expanding display instead of the vertical ThinkBook Plus design.
Plan to limit 'vertical drinking' decried by pub landlords and UK politicians
A proposal to limit "vertical drinking," a bureaucratic euphemism for having a pint while standing, has turned into a political headache for one local government council in London.
Blowing bubbles helps resting sperm whales avoid floating to the surface
They are the only whales known to rest vertically in the water, with their heads pointing upward.
Sony’s new PS5 Pro beta update automatically enables PSSR 2.0 for every game
Sony’s latest PS5 system software beta enables PSSR 2.0 by default across all PS5 Pro games, promising sharper visuals and fewer frame-rate drops without requiring manual setup.
After near shutdown, AeroFarms has new owners
AeroFarms in Danville has new owners and a new CEO after nearly shutting down, signaling renewed hope for vertical farming in the region.
Gregg Meyer, Harvard Physician and Health System Leader, Affiliates with Cornerstone Research
Dr. Meyer brings more than thirty years of experience in value-based care, hospital operations, vertical integration, and healthcare quality measurement.
FedEx is chasing the GLP-1 boom. Why healthcare logistics means big business
The push marks FedEx's latest move to bolster business-to-business healthcare shipping, one of the four B2B verticals the company has prioritized.
YWCA to sponsor WWII piano entertainment July 31
The Victory Vertical Project uses descriptive vignettes accompanied by piano music in many styles-classical, popular, boogie-woogie, jazz and movie soundtracks-to bring to life
10 iOS 27 Performance Improvements You'll Actually Notice
With iOS 27, Apple focused on making improvements to iOS performance, optimizing everything from system animations to AirDrop transfer speeds. iPhone performance is smoother and faster on all iPhones able to run iOS 27, which includes the iPhone 11 and newer. There are over 80 iOS 27 improvements Apple announced, with 10 of the most useful listed below. App Launching Apps launch up to 30 percent faster in iOS 27, and that includes Apple's own apps and third-party apps.
Sperm whales blow bubbles to help them nap
The large toothed whales are known for their signature vertical sleeping skills.
Samsung's Galaxy Z Fold 8 Is for Those of Us Who Can't Stop Scrolling
With a new 4:3 aspect ratio optimized for both horizontal and vertical content, Samsung's wide book-style foldable could be better suited to the way we actually browse, watch and consume content.
Media and entertainment commissioner talks new vertical video film festival
Watch the full interview here.
In 1970, Soviet scientists began drilling into the Kola Peninsula and eventually reached 12,262 metres — creating the deepest vertical borehole humans have ever made, yet barely scratching the surface of Earth’s crust
I had always filed the Kola Superdeep Borehole under facts that sound impressive but do not tell you much: the Soviet Union drilled 12,262 meters into the
Earth’s biggest volcanic event transformed an entire oceanic plate
Seismic waves have revealed that the oceanic plate beneath the Ontong Java Plateau was dramatically transformed by the colossal volcanic activity that created it more than 100 million years ago. Researchers found a complex structure of horizontal layers cut through by vast swarms of vertical magma channels, along with unusually slow seismic waves suggesting that deep-rising magma chemically altered the plate itself.
Amazon nears deal for vertical warehouse next to Goose Island
It's a move that would bolster the online retail giant's local network of distribution centers with a big new hub close to downtown.
The States Try to Topple WarnerMount…Thus Begins the Local Antitrust Era
(Welcome to the “Most Important Story of the Week”, my bi-weekly strategy column analyzing the most important (but often not buzziest) news story of the last two weeks. I’m the Entertainment Strategy Guy, a former streaming executive who now analyzes business strategy in the entertainment industry. Please subscribe.) Well, it looks like it’s time for another strategy column. Can I finally avoid writing about M&A? No, it seems I cannot. Admittedly, I’m a week early with this column, since I usually put it out every other week. But this news couldn’t wait. This will make three “Most Important Stories” in a row with a merger or acquisition as its centerpiece. First, Roku-Fox (an acquisition), then Comcast-NBCUniversal (a divestment!), and now the State AGs and the WGA’s lawsuits against Paramount’s pursuit of Warner Bros. Discovery (antitrust). M&A is usually the “most important” topic any given week, simply because a giant company merging or breaking up (or preventing those outcomes) can have the biggest impact on the streaming board. If you think about these companies as players in a game, changing the number of players is one of the biggest changes you can make. I shouldn’t really complain, either, since this lawsuit is very good news for customers and suppliers (econ speak for talent, workers and indie studios in Hollywood). So let me answer some questions about this potential trial, along with (shudder) making some heavily caveated predictions. I’ll also look at whether Hollywood must consolidate, whether or not the states can win, trouble at X-Box, Netflix’s YouTube binge, and more. Plus, I have five images that visualize this merger and the harm, including three brand new data looks you’ve never seen before. Subscribe Most Important Story of the Week - Can The States and the WGA Stop Hollywood’s Consolidation (Crisis)? If every other newsletter and news outlet is writing about the same story, I try to avoid writing about it as well, but I can’t ignore a story this consequential. The story of the last year was the fate of Warner Bros. Discovery, and this development potentially extends that saga into 2027. As I tried to figure out my angle, I realized, like my last column, I’m again faced with a series of questions. These questions, though, are much more forward-looking. Will the states win? Will the WGA win? If so, what happens to Warner Bros. Discovery? Either way, will this chill the market for future mergers? So you know what that means: predictions. About the future, no less, the hardest thing to predict.1 Just remember: nothing here comes with a guarantee. And the more confident someone is in their predictions, the less you should trust them. This situation is incredibly fluid, nuanced, uncertain and tenuous. So let’s try to explain what may happen. Question: Why File this Lawsuit? I’ll admit, a few months back, I was fairly pessimistic about the fate of this lawsuit. Rumors had started bubbling up that the state Attorneys General (in particular California) wanted to settle with either some minor divestments (usually CNN) or behavioral remedies. And that tracked for me: the states usually settle lawsuits, like the recent John Deere right-to-repair suit. Yet, they plan to fight this. (As they did the LiveNation-Ticketmaster monopolization trial and the Nexstar-Tegna merger.) Honestly, that also makes a ton of sense. Frankly, this move is just good politics for these State AGs. Most are still running for higher and higher office in blue states—some folks have emphasized that only Democratic AGs joined this suit, but given the Ellison/Trump ties, and fears of retribution, that tracks—and a high profile case like this will help them move up the electoral ladder, especially since Paramount and its leadership (the Ellisons, father and heir) have sided with the other side of the political aisle. That makes them unsympathetic to Democratic voters and Hollywood workers in particular. Why did this lawsuit happen? In addition to the very real concerns about industry consolidation, this is why. That said, I don’t think we would have seen this lawsuit for Netflix and Warner Bros., simply because they’re more sympathetic and aligned with Democrats. But those consolidation concerns are real. The “town”—meaning Hollywood and such—really is seeing the damage of mergers on this industry. That’s why the WGA also filed its own lawsuit in defense of workers as well. (Wildcard: What about Europe? Will they try to stop the deal, too? There have been some rumors out of the UK they may try to fight the deal, and UK enforcers just stopped a Getty Images-Shutterstock tie up, so there is precedence. This argument could go either way, though. On one hand, the EU doesn’t need to step in, cause they states are handling it. On the other hand, this could make the EU’s case easier. Just imagine if both sides coordinated. I’ll simply say, “We’ll see!”) Question: Will The State AGs or the WGA Win? Can the state AGs play David to Paramount-Skydance’s Goliath here? That’s really the whole thing, isn’t it? If you know this result, you could make a lot of money. When things are uncertain, it’s tempting to shrug and say, “Eh” meaning it’s a 50/50 proposition. I wouldn’t, though. When in doubt, you should expect that the merging parties succeed. AT&T did successfully buy Warner Bros., after all, and Disney bought Fox without any challenges. Many judges are extremely sympathetic to mergers, and I’d bet the state AGs get a judge who will allow the merger. (Even Obama-appointed judges often allow mergers.) As I understand it, we’ll see two main attacks. First, theatrical films. The AGs are arguing that, when it comes to share of box office and the number of both “wide releases” and blockbuster (or “tentpole”) films, the merging parties will have over 27% market share. Now, the Supreme Court once ruled from on high that any merger that exceeds 30% is presumptively illegal, but that’s guidance, not an ironclad bar. Still, the states will have to argue that this is close to having too much power, and with that power, this will likely further worsen the theater/studio splits in particular. Indeed, as Matthew Stoller pointed out, “just five studios are responsible for 95% of all blockbusters; if this merger goes through, then Paramount and Disney will control 60% of that.” So yes, movie studios will be very concentrated after this merger. Want me to visualize some of that? Well, here’s the share of films that grossed over $200 million at the domestic box office since 2022. (Note: this isn’t all films released in over 3,000 screens, but it is a good look at market power.) First, here are the 43 films by studio: Notice all the blue (Disney), orange (Universal), and purple (Warner Bros)? Yeah, those studios are powerful, and this combines Paramount with one of them. Here’s the look by studio and share of the films that grossed over $200 million: Now, if you look at that and also think, “Huh, should we break up Disney?” I’m with you. I’ve seen some folks poo-poo this idea that this is a real category, but it is! For an upcoming article, I’ve been pulling data on the share of top 100 films at the box office as a share of total box office, and it’s massive. Here’s the chart: (This analysis looks at The-Number’s top 100 films and total domestic box office each year.) To be clear, tentpoles make up 80.7% of the box office each year, so I do think it’s a genuine market. (To be clear, films grossing over $50 million make up 80% of the domestic box office, and films grossing over $100 million make up 64.1%.) I mean, the top 100 films at the box office make up 95% of each year’s grosses. Worse, the combined studios will likely cut output to flex that market power. Everyone can just look at what happened to Disney and Fox to see the precedent. (With fewer films, the remaining theaters have to give more for those few films that remain.) Here’s an image I’ve used a lot, the share of wide-release films from Disney and Fox over time: The AGs will also argue that this consolidation will also impact the cable industry. In this case, the consolidation is actually worse, but that environment is…complicated. Paramount will argue that the cable industry is shrinking. That said, predictions that cable will “go to zero” also don’t look very well supported by the data, as the declines are shrinking, meaning “cable” or “vMVPDs” will likely stabilize at some point. Can the state Attorneys General win on those two main arguments? I honestly don’t know. Again, I’d bet no, since history in general supports that, but it depends on the judge/jury and how they interpret the arguments. Notably, Paramount won’t face accusations about monopoly power in other areas, like streaming, news, sports rights, or vertical integration. I tend to disagree with leaving out sports rights, but I also see the appeal for a simpler case. The states also aren’t really pushing novel theories about labor harm either, which should help. (By the way, Sean McNulty at The Ankler wrote a great run through of potential options, and Capitol Forum also wrote a great paper on theatrical consolidation. Both these pieces predated the lawsuit. Matthew Stoller is also out with his analysis of the pros and cons of the case too.) In some ways, the WGA’s case is even stronger. Quoting Sean McNulty’s summary: “The WGA is citing WARNAMOUNT as crossing a 30% market share in multiple sectors, a number that the Supreme Court has precedent for deeming “presumptively anticompetitive” in a market. According to the WGA numbers, WARNAMOUNT would have represented: - 35% of film writing jobs between 2021 and 2024 - 36% of TV writing projects between 2022 and 2025 - 38% of overall deals between 2021 and 2024” Notably, antitrust enforcers did win recently in the Penguin-Simon & Schuster merger by focusing on labor impact, so don’t count this thinking out. (Wildcard: Will the states try to get a jury trial? Most likely no, they’ll let a judge handle it. If I’m them, though, I’d try to put this in front of a jury. Juries tend to understand monopoly power in a more realistic way than judges faced with legions of economists.) Question: What if They Win? What if They Lose?
GoldenEye-inspired FPS Agent 64: Spies Never Die finally locks a release date, and it's not far away
Agents 64: Spies Never Die is coming soon to PC, and while players might recognize its very obvious GoldenEye influence, there's more to its action.
Texas Health announces addition to Fort Worth hospital tower
Four floors will be added atop the existing hospital tower, two of which will house the Jane and John Justin Center for Women & Infants.
Chatbot Company Character.ai Is Entering the Microdrama Space
The fraught chatbot company is entering the crowded world of vertical videos — with an AI twist.
iPhone Ultra Reportedly in Mass Production, No Delay Envisaged
Apple's foldable iPhone is on track to ship in September despite rumors of a delayed launch, reports Chinese financial outlet Cailian Press. The outlet says it spoke with several people within Apple's supply chain, who indicated that the device's design was locked in some time ago and that the foldable is now in mass production.
Oba Corporation Introduces Mega Sardines to Azerbaijan Market to Address Regional Health Trends
Mega Sardines, in its distinctive upright vertical can, is already appearing on Oba shelves BAKU, Azerbaijan, July 03, 2026 (GLOBE NEWSWIRE) -- ...
Lawmakers takes another crack at easing privatization of youth sports
House bipartisan committee addresses private equity’s "vertical integration" that has youth sports costs soaring. What might come out of the hearing?
With Claude Science, Anthropic Targets Another Application
Anthropic is targeting the science vertical with a new AI workbench.
4 Sectors Attracting Seed Funding in Digital Entertainment
Digital entertainment is navigating a paradox. Overall venture capital flowing into gaming dropped sharply through 2025 and into 2026, yet seed-stage deal activity has remained surprisingly resilient across a handful of focused verticals
India’s Yash Raj Films Backs Rusk Media in Vertical Entertainment Push (Exclusive)
IMDb, the world's most popular and authoritative source for movie, TV and celebrity content.
India's Yash Raj Films Backs Rusk Media in Vertical Entertainment Push
Bollywood studio Yash Raj Films invests in Rusk Media to build original vertical microdramas and animation IP for Gen Z and Gen Alpha audiences.
India’s Yash Raj Films Backs Rusk Media in Vertical Entertainment Push (EXCLUSIVE)
Yash Raj Films has made a strategic investment in Rusk Media, the digital-first entertainment company behind the Alright! TV platform that specializes in original content for Gen Z and Gen Alpha audie...
Space Shuttle Endeavour: California Science Center unveils vertical shuttle display
The California Science Center Wednesday provided the first public view of space shuttle Endeavour inside its permanent home -- in upright launch position with two rocket boosters and an external fuel tank.
Fortitude and HeartSciences (Nasdaq: HSCS) Announce Business Combination, Aiming to Bring a Leading Vertically-Integrated Zcash Mining Platform to the Public Markets
Fortitude Mining Holdings, Inc. ("Fortitude"), a vertically-integrated digital asset mining platform anchored in Zcash, and HeartSciences Inc. (Nasdaq: HSCS)...
Glimpsing the Post-Fat Future at the ADA Annual Conference
Over three days at the American Diabetes Association’s annual scientific conference, I glimpsed our post-fat future.
I resurrected a dead Android tablet with this unique third-party launcher
I dug my old Galaxy Tab S7+ out of a drawer, and a new launcher fixed it
Pathway Lending hosts business planning workshop for small business owners & veterans
Join Pathway Lending on Tuesday, June 23rd, for a free business planning workshop called Plan for Profit.
High 5 Entertainment’s hiring fair set for early 2027 jobs
High 5 entertainment venue in Estero is progressing with vertical building. Amenities include a pickleball club, bowling alley, bars, golf courses, and a full-service kitchen with memberships and public access.
ReelShort CEO Joey Jia Eyes Broader Entertainment Ecosystem at APOS
ReelShort CEO Joey Jia says vertical storytelling will be the most important channel for future IP as the platform expands across Southeast Asia.
Mobileye To Establish Vertically Integrated Robotaxi Business
New initiative extends Mobileye beyond self-driving-system supply and is additive to existing automaker and mobility-partner programs