SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " DDS " 2,287 found 🔀 AI-powered Shuffle
Open Source Tricorder Is In It For The Science
If you’re reading Hackaday there’s pretty good odds you’re at least somewhat fond of Star Trek. We’d bet good money most of you would quit your jobs today if a Starfleet rec…
iOS 27.2 adds new Messages feature that’s already a favorite
iOS 27.2 is coming soon with several new features for iPhone users, including a Messages addition: Suggestions.
Minaris Adds Dedicated Viral Vector Business Unit
Minaris is adding a dedicated viral vectors business unit, redefining its business model around that, cell therapies, and advanced testing.
Louisiana adds more public money to host rodeos, college sports events
Louisiana lawmakers increased the amount of public money the state will spend on college sports championships, rodeos and other entertainment events in this fiscal year to at least $12.1 million in direct support. State budget documents show it was previously slated to spend $10.4 million in the current fiscal year.
NASA directive might increase the odds of contaminating Mars
The new push loosens U.S. regulations for sterilizing spacecraft bound for the Red Planet, and calls for modernizing the science of “planetary protection”
Saints Super Bowl Odds: Week 4
Do Saints drop out of the top 20 following a loss to the Raiders?
WhatsApp adds new parental controls for teen accounts
Parents can limit how teens use channels, whose Status they can see, who can see their Status updates, and control who can add teens to groups.
American Cancer Society adds Guardant Health's Shield blood test to colorectal cancer screening guideline
'By making colorectal cancer screening more accessible with a blood-based option in conjunction with other established methodologies, we can get people screened.'
Borderless Gaming adds DLSS 5 Neural Rendering without modifying game files
Borderless Gaming can now apply DLSS 5 Neural Rendering without replacing game DLLs or modifying game files. The quantized BGFX effect can run on GPUs including the RTX 3090.
Minaris Adds Dedicated Viral Vectors Business Unit, Splitting Into Three Specialized Divisions
Minaris, the Philadelphia-based global cell and gene therapy CDMO and multimodal contract testing organization, announced on September 29, 2026 the addition…
In Praise of the St Louis Cardinals 2026 Season
Well it’s finally over and on the books for 2026. While the season didn’t end on a very good note, let’s instead talk about what went right. After stripping the roster down to the bolts, old school projections systems and Vegas odds had the Cardinals as one of the worst teams in baseball. Many fans […]
AirJoule: Exciting Science, Decent Acquisition, But No Revenue Yet
AirJoule’s acquisition of BitSink adds $11M revenue and data center cooling distribution.
Debt service and the Pentagon. Private equity and the politics of the US housing market. The return of black lung disease & the Franco-Prussian War in color.
Thank you for opening your Chartbook email. RALPH BALSON. 1890—1964. Oil and enamel, signed. Source: Gavekal This going to hurt - the two 7s in the US: diesel and mortgage rates Source: Gavekal In the US housing market, costs are soaring and the role of corporate, private equity-backed buyers is high on the mid-term election agenda. HEY READERS, THANK YOU for opening the Chartbook email. I hope it brightens your day. I enjoy putting out the newsletter, but tbh, what keeps this flow going is the generosity of those readers who clicked the subscription button. If you are persuaded to click, please consider the annual subscription of $60. It is both better value for you and a much better deal for me, as it involves only one credit card charge. Why feed the payments companies if we don’t have to. Subscribe It is striking how, since 2020, big banks have dropped out of the political spotlight in the US. For contributing subscribers only. Subscribe Rates of the lung disease pneumoconiosis among working US coal miners have risen to levels not seen in nearly 40 years Source: Bloomberg Chinese Clean Technology Exports For contributing subscribers only. Subscribe Ralph Balson (1939) Portrait of Grace Crowley Cole, G. O. & Haseman, S. M., (2023) “‘The Substance of Paint’: Class and Materiality in the Work of Ralph Balson”, Open Library of Humanities 9(2). Ralph Balson (1890–1964) was an English plumber and house painter who emigrated to Australia in 1913 and subsequently became a key member of Sydney’s artistic avant-garde. He is credited with having the first solo exhibition of purely abstract painting in Australia in 1941. Despite his role in developing Australian non-objective painting, Balson remained principally a house painter, working on his art practice at weekends. In 1955 he retired on a state pension and became a full-time artist. Balson’s artistic education and methods were critically shaped by his working-class background. He did not travel abroad until 1960 and was an avid auto-didact. His materials, palette, techniques and compositional strategies were likewise informed by his trade. Balson’s profession as a painter-decorator made him conspicuous within the predominantly middle-class Sydney art scene, though his painting partner Grace Crowley considered it an advantage in their pursuit of constructive painting. This paper explores the impact of Balson’s trade on his trajectory towards pure abstraction. While his art was at odds with the predominantly figurative mode of class-conscious art in Australian Modernism, we argue that it is embedded in the experience of class through its creative adaptation of labour into aesthetics. Source: OLH Svetlana Alexievich, The Art of Oral History No. 1 Paris Review Issue 257, Fall 2026 Interviewed by Elena Kostyuchenko INTERVIEWER How were you able to go to Chernobyl? Did you need special papers? ALEXIEVICH It was a time of chaos. They let me right into the zone. … More than anything, there was confusion. Adamovich [Ales Adamovich, the Soviet Belarusian writer], I remember, persuaded Gorbachev to send in the scientists, who showed up without even bringing their shaving kits. They were told that there had been an explosion at a nuclear power plant, but for some reason they thought that they’d be there for only a day or two. The first time I went was several months later, and people kept telling me about things they didn’t understand—how the fishermen couldn’t find worms, because they’d burrowed deep into the earth, how the milk wouldn’t curdle at the cheese factories. The honeybees wouldn’t come out of their hives. The evacuations started, I think, in the first month. The old women hid, they wouldn’t leave. I mentioned radiation to one of them and she said, “I’ve seen that radiation, all right! It’s yellow with green in it. I saw puddles of it in my garden, and I told the other women, and we ran and looked, and she had it in her garden, and the other one, too!” God, it was wild, the way the mind made sense of it. There was a story going around about Gorbachev telling the scientists to show him the radiation. “We can’t, it’s invisible.” “But I want to see it!” I also ran into the soldiers who’d been flown in on helicopters from Afghanistan. I asked them, “What are you doing here with your machine guns?” They said, “We’re collecting the radiation, that’s what.” So you had some of them running around with their guns, others out in the village washing off firewood or burying soil in the soil. These were the kinds of things that exploded our worldview. They made you realize that culture was just a chest filled with old manuscripts. There were no books in there that could help me. Our philosophers turned out to be useless when faced with the unprecedented. Derrida, Baudrillard—philosophy fell silent. What was happening? How would we live with it? That’s when I decided it simply needed to be witnessed. Which is what I did. INTERVIEWER I wanted to ask about how you talk to people. … ALEXIEVICH Yes, we sit and we talk—about what interests me and about life in general. About love, about everything in the world. That way, what comes out is three-dimensional. If you cut straight to the part you need, which is what journalists do, it won’t be interesting, and it won’t be the truth, either. Not the whole truth. INTERVIEWER Do people always open up when you ask questions, or can questions get in the way? ALEXIEVICH You have to ask questions, of course. Your job is to scour away the banality and return people to their true selves, to make them face what they rarely tap into. With every new person, you have to find a new way to do it. When you ask an interesting question or you share what happened to you, you help people really think about what they’re saying and not just repeat whatever they’ve picked up from the newspaper. But not everybody is capable of it, not everyone wants to put themselves through that. Either the chemistry starts to kick in or it doesn’t. A person might be wonderful, but you can tell that the conversation just isn’t going to happen. You can try to push it, but it will be a product of your own intellect, rather than of that mysterious connection. Life doesn’t come from the mind. Some people I can call two years after our last conversation, and they’ll say, “Oh, Svetochka! I think of you all the time,” and we’ll start talking again. With others, that won’t happen. That doesn’t mean they’re not extraordinary people, just that you can’t connect with them. They might have some insight, but you don’t have the right antenna to pick up their signal. Source: The Paris Review Colorized Franco-Prussian war … the ruins of Strasbourg with a French photographer and his mobile dark room. Ralph Balson (1961) Matter Painting If you’ve scrolled this far, you know you want to click: Subscribe
Xbox adds cloud gaming support to 47 more games in final September updates
Xbox Game Pass has added Xbox Cloud Gaming support to 47 games in its final wave of September 2026 updates, letting you stream titles like Control Resonant.
Star Fox version 1.2.0 update now available
Publisher Nintendo and developer Velan Studios have released the version 1.2.0 update for Star Fox, which adds new stages to Battle Mode, split-screen support for up to four players on a single Swi…
United Airlines Debuts Polaris Studio Business Class For Global Premium Travelers
United’s new Polaris Studio adds larger suites, privacy doors, 27-inch 4K screens, upgraded dining and wine. Here’s how the experience compares.
Chicago suburbs notch another big apartment sale with $91M Nuveen deal
The sale adds to a wave of high-dollar deals for apartment buildings in Chicago and its suburbs as the market bounces back after a slowdown caused by interest rate hikes.
Mozilla Deploys A New-Look Firefox Across Desktop And Mobile
The redesigned browser brings back compact mode and adds a theme picker.
Remarkably preserved feathered dinosaur discovered in China reveals new secrets of flying predator evolution
A newly discovered feathered dinosaur named Norellraptor barsboldi had sharply curved teeth and claws, as well as four wings, and it adds evidence to the idea that flight evolved several times in different dinosaur groups.
V10 Entertainment Adds Ex-Paramount & Amazon MGM Studios Execs To Team
V10 Entertainment has added a trio of veteran sellers with histories at the likes of Paramount and Amazon MGM Studios to its ranks.
F1 Business Summit adds Haas boss Ayao Komatsu, Gordon Ramsay and Russell Wilson
The F1 Business Summit returns on 19 November at Caesars Palace, with Haas Team Principal Ayao Komatsu, Gordon Ramsay and Russell Wilson among the speakers.
Taking the odds: Sports betting at Lehigh
Sports betting and online gambling have become highly popular, even addictive, among college students in recent years.
Kansas Adds Running Back Chase Belcher After Midseason Portal Opening
Kansas Adds Running Back Chase Belcher After Midseason Portal Opening
Sting adds two new shows to sold-out Brooklyn Paramount residency: How to secure tickets today
Kon Knueppel Adds New Weapon After Historic Rookie Shooting Season
Kon Knueppel led the NBA with 273 made 3-pointers as a rookie and says he is now more comfortable shooting from deep off the dribble.
Anamosa Pumpkinfest adds America 250 theme this year
Catch giant pumpkins in Anamosa, join a celebrity-led ghost hunt in Monticello, and view a global soccer exhibit at the University of Iowa this weekend.
Say What?! This business defied the odds and is managing to reopen on time.
The Say What?! improv group and Shoestring Theatre are ready to open in their new space at Northwest Centre at 13th and Tyler.
Yankees news: Aaron Judge playoff roster debate nears decision
Judge returning for Wild Card series?; Overview of Yankees-Red Sox rosters; Cam on online hate; ZiPS playoff odds
Bears vs. Jets odds: Opening lines for Week 4 matchup
Let’s check out the early odds for Bears vs. Jets form @wiltfongjr.
Bucs vs. Packers odds: Opening lines for Week 4 matchup
The Tampa Bay Buccaneers are home once again Sunday as they welcome the Green Bay Packers to Raymond James Stadium. Both teams enter the matchup looking to get things turned around following rough starts to the season. So what are the oddsmakers thinking of the Week 4 matchup between the Bucs and Packers? Per FanDuel, […]
Second Prosecutor Quits Trump’s ‘Grand Conspiracy’ Case
The resignation adds to the setbacks to the most sweeping effort by the Justice Department to fulfill the president’s desire to take revenge against the federal officials who have investigated him.
Bills vs. Patriots Week 4 opening odds follow interesting narratives
The Buffalo Bills enter their Week 4 matchup against the New England Patriots with interesting odds
Week 4 Odds: Steelers open as slim favorites vs. Browns
The Steelers have a lot to prove in their upcoming primetime game.
Muckleroy & Falls adds Josh Carson to help lead Dallas business unit
Muckleroy & Falls (M&F), a Texas-based builder, announced that Josh Carson has joined the company as Vice President – Business Unit Leader. Carson
Pixel Watch update adds Google’s new 3D emoji
Google’s latest Pixel Watch software updates have also transitioned the entire lineup over to the new 3D emoji design also...
Kierra M with the latest in entertainment headlines
Family members of Chadwick Boseman are said to be at odds over a documentary.
Why the Boston Red Sox will win the World Series
The Boston Red Sox are going to win the 2026 World Series. That’s right—the whole shebang, the Fall Classic, the big one, the World Series. Vegas, if you’re into that kind of thing, has the odds at about 14-1. Vegas is famously wrong, however, and I’m here to tell you that the odds are 100%. […]
tvOS 27 adds new reason to use profiles on your Apple TV 4K
Apple keeps improving its profiles feature on Apple TV 4K, and a new change in tvOS 27 offers another reason to use profiles.
Browns vs. Steelers odds: Opening lines for Week 4 matchup
After winning two straight games, are the Browns favorites to beat the Steelers?
Lions vs. Panthers odds: Opening lines for Week 4 matchup
Checking in on the opening betting odds for the Week 4 matchup between the Detroit Lions and Carolina Panthers on “Sunday Night Football”.
Health Tech Keeps Choosing Violence
Last week was an absolute dump of health tech litigation mayhem, with enough new filings to make my wife seriously question my bedtime reading. Here’s what’s inside: OpenEvidence v. Doximity: Doximity didn’t wait for the deadline. It wants OpenEvidence’s case thrown out entirely, and its motion adds some awkward details about vanished Slack data and borrowed NPIs. Plus, Epic v. Apple offers a look at what a normal discovery fight looks like. Texas v. Epic: Epic took another shot at the State’s antitrust pleadings, asking the court to make Texas spell out how its employment restrictions harm competition and why Texas law reaches a Wisconsin company’s noncompetes. Veeva v. Epic: The two Wisconsin law professors finally weighed in on whether a would-be employer can challenge someone else’s noncompete. Audacious Inquiry v. CRISP: Our sleepy patent case just evolved into a much more interesting form, with CRISP firing back with attempted monopolization and information blocking counterclaims. Cognizant v. Infosys: After weeks of emails and phone calls, I finally have Judge Starr’s sealed ruling on Infosys’s antitrust counterclaims. Some survived, offering clues about where the Epic (and other system of record) antitrust cases stand their best chance OpenEvidence v. Doximity
Derrick Henry has busy Week 3
Baltimore Ravens RB Derrick Henry adds to touchdown total in Week 3 win
Commanders vs. Colts odds: Opening lines for Week 4 matchup
The Commanders are underdogs in London
Cardinals vs. Giants odds: Opening lines for Week 4 matchup
Cardinals open as slight underdogs ahead of matchup with Giants.
Just One in Four People Trust Business Leaders as AI Adds to Global Trust Gap
Just 24% globally trust business leaders and only 23% trust AI chatbots, according to Ipsos, highlighting a growing leadership and AI trust challenge. Just 24% globally trust business leaders and only 23% trust AI chatbots, according to Ipsos, highlighting a growing leadership and AI trust challenge.
Fewer Than One in Four People Trust Business Leaders as AI Adds to Global Trust Gap
Just 24% globally trust business leaders and only 23% trust AI chatbots, according to Ipsos, highlighting a growing leadership and AI trust challenge. Just 24% globally trust business leaders and only 23% trust AI chatbots, according to Ipsos, highlighting a growing leadership and AI trust challenge.
Detroit Lions vs. Carolina Panthers Point Spread Revealed
The opening point spread and betting odds have been released for the Detroit Lions' Week 4 road matchup against the Carolina Panthers.
Panthers vs. Lions odds: Opening lines for Week 4 matchup
How does FanDuel view the Carolina Panthers in Week 4?
College Football Opening Odds: Mizzou opens as a Homecoming underdog
The Tigers host a surging Florida team for its annual Homecoming festivities.
Brokering a detente between business and Democrats in Olympia
Former Gov. Christine Gregoire and state Sen. Jamie Pedersen, both Democrats, have been at odds on tax policy. They may have found a stable middle ground.
Cardinals vs 49ers Prediction, Pick, Odds for NFL Week 3
If you want more Action Network content, be sure to add us as a preferred source on Google. The Arizona Cardinals (1-1) and San Francisco 49ers (2-0) battle in Week
Nationwide Children’s adds dental care, expands access to West High School health center
COLUMBUS, Ohio (WCMH) — Nationwide Children’s Hospital has expanded its school-based health center at West High School, increasing its capacity and making services available year-round to stu…
8 more Bills vs. Chargers predictions, scores, odds for Week 3 game
Just one NFL expert thinks the Los Angeles Chargers can escape Sunday with a win against the Buffalo Bills.
UN adds major Israeli companies to ‘blacklist’ over settlement ties
The UN added 61 companies to its 'blacklist' of businesses linked to West Bank settlements, including Tnuva, Netafim and Aroma; Israel condemned the list as a 'distorted mechanism' targeting companies that committed no wrongdoing
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Lula bans fixed-odds sports betting a week before Brazilian elections
President’s ‘hard, drastic and necessary measure’, likely to attract widespread public support, polls suggest
Marvel's Wolverine Dev Adds Option to Turn Off Controversial Scent Trails and More in New Update
Insomniac Games has published a new Marvel's Wolverine update that adds an option to turn off those controversial scent trails for collectibles.
New $55 Kalshi referral code “OREGONLIVE55” updated for politics and Friday MLB live odds
The Kalshi referral code OREGONLIVE55 now carries its $55 bonus to every Kalshi market—deposit $25, trade $80 on Mariners–Astros, Dodgers–Padres and Senate odds.
Montrose Regional Health adds local artwork throughout hospital
New art committee selects pieces from local artists for hospital walls
Secret Lair Commander Deck: Odds and Ends Decklist
Even the odds (even if those odds are oddly uneven) with Secret Lair Commander Deck: Odds and Ends and The Oddlands—available on September 28, 2026!
New Business: Lithermans Limited Brewery adds pinball; NH Doughnuts coming to Londonderry
A brewery in Concord has a new offering for those of all ages: pinball machines. For those 21-plus, the machines are equipped with cup holders for a pint of favorites
UCF Hosts TCU: How To Watch, Stats, Betting Odds, Storyline
The Knights clash with the Horned Frogs in a high-stakes Big 12 showdown at the Bounce House.
Insane $300+ Reprint Value Secret Lair Precon Release Date Seemingly Revealed
Thanks to a Chaos Vault email that appeared earlier today, Secret Lair's Odds and Ends release date has almost certainly been confirmed.
Essentia Health-Fargo adds new electrophysiology procedural suite
Essentia Health-Fargo has added a new electrophysiology (EP) procedural suite, a $2 million project that repurposed a general operating room.
Apple Wallet in iOS 27 adds feature that’s been on my wishlist for years
iOS 27 adds new features for Apple Wallet, including one that’s been on my wishlist for years: the ability to import physical passes.
Google Adds Creepy Avatars To Gemini 3.8 Live's Agents
Google has introduced Gemini 3.8 live avatars designed for customer service and other tasks.
Create a Custom Pass in the Wallet App on iPhone
In iOS 27, Apple's Wallet app lets you create custom passes for things like event tickets, gift cards, loyalty cards, and more. Here's how it works. If you have a ticket for an event and there's not a digital version available for the Wallet app, you can create one using the physical pass you have. The same goes for other cards, like a membership card, for example.
Trump's trade war with Canada adds a challenge in Senate races
The dispute stands to heighten voters' economic worries and add to the GOP's political challenge in dead-heat races, analysts say.
Farm succession stories: You can go home to the farm
An Ord, Neb., native and UNL agribusiness major found an enterprise that adds value to the farming operation and allows him to return to the family farm.
Eagles’ Backfield Concerns Go Beyond Saquon Barkley
The performance of the Philadelphia Eagles‘ run game has been concerning. Going into Week 3, the health of the backfield adds more worry to the situation. Saquon Barkley is at the top of the pecking order for the Eagles, and he’s been dealing with a stinger. After Tank Bigsby led the Eagles in carries during […] The post Eagles’ Backfield Concerns Go Beyond Saquon Barkley appeared first on HEAVY.
Donald Trump adds political stakes, anticipation and potential sideline chaos to Texas-Tennessee showdown
Trump's visit to Neyland Stadium forces Steve Sarkisian, Josh Heupel to plan for communication cuts as Secret Service scrambles coach-to-player headsets.
Kamin Science Center adds local library to Miniature Railroad & Village exhibit
The Kamin Science Center in Pittsburgh is marking its 35th anniversary with the addition of a replica of the Andrew Bayne Memorial Library to its Miniature Railroad & Village exhibit.
Oracle Adds Domain-Trained AI to Life Sciences Data Intelligence Platform
Natural-language, domain-aware AI capabilities and expanded analytics tools enable pharmaceutical research teams to explore real-world data and generate traceable, decision-ready evidence ORLANDO, Fla., Sept. 24, 2026 — Oracle Life Sciences Data Intelligence now combines real-world data, domain-trained AI capabilities, and advanced analytics in a single connected intelligence platform, helping pharmaceutical research teams move from questions […]
Tunisia fuel strike highlights growing economic and political anger
A 48-hour strike in Tunis adds to mounting public frustration over worsening living conditions and basic services.
New Report Sheds Light on What Will — and Won't — Return to Destiny 2 When Bungie Adds Back Vaulted Content
Bungie will freely return vaulted content it previously stripped from Destiny 2, but is unlikely to include everything fans were once able to play.
Voltage Electronics rides live shopping surge
Voltage Electronics is expected to more than double its annual revenue this year as the Spokane Valley-based resale company adds employees and expands its livestream shopping operation.
Hands-on science can be cool
After spending many long days conducting experiments to find a new way to combat bacterial infections in crops, Misha Hegde and Mia Soleil Maurer have been rewarded with international recognition and access to top research facilities. But these are not typical scientists. They are 16-year-old German high school students.“Our supervisor told us that in order to start a project, you need to begin with either a question or a problem,” says Misha, adding that she and Mia had read about antibiotic resistance in certain plants being treated for bacterial infections. “We found out that antibiotics overuse is very common in agriculture,” explains Mia. “Our aim was to create an alternative to antibiotics and to try to raise awareness of the problem of overusing antibiotics.”Their subsequent research has focused on harnessing bacteriophages, the natural predators of bacteria, to eliminate pathogens threatening food crops treated with antibiotics. At the Schuldorf Bergstraße Jugend forscht MakerLab in Seeheim-Jugenheim, located in the German state of Hesse, they discovered a novel phage that infects the Rhizobium rhizogenes bacterium, which causes the hairy root disease that can reduce yields of tomatoes, carrots, soya beans and other food staples.The students believe their method could curb antibiotic use, while protecting plants from infections without disturbing the natural soil microbiome. “The application of phages is host-specific, so they would only kill the targeted pathogen or disease-causing bacteria,” explains Mia. It may also offer environmental benefits, since applying antibiotics can contaminate groundwater.Getting to this point has not been easy. The childhood friends admit to feeling frustrated when their trials did not yield the expected results. “We spent six months on our first experiment, just doing the same thing over and over and over again, to the point where we thought, is it even worth it? Why are we doing this?” Misha says. “You just need to be brave enough to take that first step and keep going.”The benefits of inquiry-based learningTheir determination has paid off. In 2025, the pair won first prize in biology at Jugend forscht, Germany’s national competition for young people interested in science, technology, engineering and mathematics. They were also among the winners of the German Research Foundation Europa-Preis, which is awarded to selected national winners at Jugend forscht, and took third place in the 2025 European Union Contest for Young Scientists.The Jugend forscht Foundation opens doors for young people to connect with scientists as well as industry professionals. Jessica Bönsch, executive director of the Foundation, sees Misha and Mia as prime examples of how young people can develop a deeper understanding of science through their own research projects. “The experience of working on your own research question is very important,” she explains, adding that “inquiry-based learning engages with real-life problems in a way that can be more motivating than traditional classroom teaching.”The Jugend forscht Foundation offers financial support through sponsor pools in Germany’s federal states. Some projects are developed in cooperation with student research centres, university labs or informal collaborative learning areas called makerspaces. Other activities start as hands-on “garage projects” and can grow within the Jugend forscht network and infrastructure.The Jugend forscht Foundation is also a partner of Science Comes to Town, an EU initiative to strengthen public awareness about science and create bridges between researchers and communities. The EU-financed project involves universities, research institutions and other stakeholders in three host cities — Brest (France), Kiel (Germany) and Split (Croatia).“It's so important for people not to live in a bubble, because I think science can be very scary if you misunderstand it,” Mia says of SCTT. The initiative’s aim of raising awareness about science is “absolutely amazing,” Misha adds. “I think it's the best way to kind of make science digestible for the public. In a world where misinformation in science is getting more radical, more dangerous, becoming more of a threat to the trust in scientific infrastructure and foundations, we need such programmes.”Misha and Mia also believe that SCTT can help break down gender stereotypes in science by encouraging young women to study and pursue careers in scientific fields. Both students have benefited from female mentors and encouragement they had when they were much younger. Mia’s love of science began with a class trip to a lab, while Misha — with a smile on her face — says she wanted to study history until “a teacher kind of coerced me into joining a school science club.”Recognition beyond EuropeIn May, Misha and Mia were among the finalists at the Regeneron International Science and Engineering Fair held in Phoenix, Arizona, and involving nearly 1,700 pre-university students from over 60 countries. “It was very crazy because there were so many people and so many teenagers interested in science,” Mia recalls. The event was also challenging. “It was eight hours of continuously presenting your project,” adds Misha.Attending the fair was a chance for the young women to see first-hand the value of international collaboration as well as how research cultures differ. “America is a bit more willing to take risks, and I think that's something we can learn about here in Europe,” Misha explains. However, she continues, “I think Europe has the talent, has the innovation and has the resources” to be competitive.Misha and Mia plan to continue their phage experiments in the new school year, inspired by the project’s hands-on nature and the support they receive from their supervisors. They have also attracted the interest of professional scientists and received invitations to leading research facilities, including the Centre for Synthetic Microbiology, jointly run by the University of Marburg and the Max Planck Institute for Terrestrial Microbiology in Germany. “It is so cool that we can do something to try to move the world in our school and at this age,” Mia says.After completing secondary school, Mia plans to study microbiology and pursue a career in medical research, focusing on Ebola and other infectious diseases. “This has been my dream for so long,” she says. Her friend Misha is interested in biological research with a focus on medicine. “I've gotten addicted to the process of going to the lab, planning out experiments, then failing, trying again,” Misha says. “I think there's just so much to be discovered, so much to be done.”The students' names and photos were published with the permission of their parents.Science|Business, which connects policymakers, academics and industry through its news reporting, analysis and events, is an SCTT partner.
Lock In On Thursday Night Football With Our Betting Preview
Thursday Night football best bets on Atlanta Falcons and Green Bay Packers plus updated odds on NFL MVP, Defensive Player of the Year and Offensive Player of the Year
UFC Veteran Encourages Gable Steveson to Leave Jon Jones
UFC veteran Matt Brown has encouraged heavyweight prospect Gable Steveson to leave Jon Jones and find someone else to coach him. Steveson was shockingly defeated by Sean Sharaf on the UFC 331 main card this past Saturday in the biggest upset in UFC history, based on the odds. Following the bout, Steveson left the cage […] The post UFC Veteran Encourages Gable Steveson to Leave Jon Jones appeared first on HEAVY.
iOS 27.2: New features, release date, more
iOS 27.2 adds multiple new features to your iPhone, including a revamped Health app. Here's everything you need to know.
What We Learned About College Football in Week 3
Trinidad Chambliss Vaults Up the Heisman List Chambliss finished eighth in Heisman votes in 2025, but if voting took place following the playoffs the odds are that Chambliss would have been second after Fernando Mendoza. Chambliss has picked up right where he left off, and should be the current frontrunner after another incredible display to […]
Could quitting ultra-processed food boost mental health?
A preliminary study led by UC San Francisco adds to growing evidence that reducing ultra-processed food may improve symptoms of depression. Published in JAMA Psychiatry, the study is believed to be the ...
Codie Sanchez Doesn't Want to Compete With Sam Altman. She Says Founders Should Buy a Business Instead
Codie Sanchez argues that buying a proven small business can offer better odds, existing demand, and greater control than starting one from scratch.
Whistleblower Law Collaborative Adds Former DOJ Senior Health Care Fraud Counsel Augustine M. Ripa
/PRNewswire/ -- Whistleblower Law Collaborative LLC (WLC), a firm dedicated to representing whistleblowers nationwide under the False Claims Act and other...
Groups Have LOTTs of Fun Visiting Downtown Olympia’s WET Science Center
When you’re a kid, nothing is more exciting than school field trip days. And if you were a kid in Thurston County, odds are the convoy of school buses dropped you outside the LOTT Clean Water Alliance’s WET Science Center in downtown Olympia.
Discord re-launches age verification following backlash over privacy concerns
Platform adds alternative methods that do not require video selfies or ID to verify age
Garmin is bringing crucial life-saving and health features to several smartwatches
Garmin is rolling out a new software update that adds fall detection, hands-free voice control, and running features to several smartwatches.
California adds $5,000 fines, misdemeanor risk for influencers hiding paid political posts
Platforms and campaign teams could face added pressure, too.
The Athletic Gives Red Wings Just 26% Playoff Odds
The Athletic put a hard number on Detroit's playoff chances, with and without Dylan Larkin. #RedWings
Florida's College Football Playoff Odds Skyrocket After 3-0 Start
Surging metrics give the Gators a fighting chance in a crowded SEC. With a crucial Ole Miss showdown looming, Gainesville braces for a gauntlet that could define their season.
College Football Playoff odds entering Week 4: Texas begins gauntlet
A loaded Week 4 slate of games could drastically shake up the CFP landscape.
Ravens vs. Cowboys odds: Opening lines for Week 3 matchup
The Ravens enter Week 3 as three-point favorites against the Cowboys.
iOS 27 adds convenient new iPhone feature you’ll use all the time
One of my favorite iOS 27 features is a convenient addition for quickly pasting items from the iPhone clipboard. Here’s how it works.
Rams-Broncos opening odds Week 3
If you are thinking about betting in Week 3 of the NFL season, check out FanDuel!
Personnel note: The Southern Group adds another dose of health care expertise with AHCA alum Erica Floyd Thomas
'Erica has spent her career at the center of some of the most consequential health care policy and programmatic decisions in Florida.'
Vikings’ 2-0 Start Sparks Candid Thoughts From Adam Thielen
Two games against NFC North rivals and the Minnesota Vikings are off to a 2-0 start after wins over the Green Bay Packers and Chicago Bears. Moreover, the team could reach 3-0 as they face the 0-2 Tampa Bay Buccaneers in Week 3. Nonetheless, with a 2-0 start that gives the Vikings good odds of […] The post Vikings’ 2-0 Start Sparks Candid Thoughts From Adam Thielen appeared first on HEAVY.