SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Manufacturer " 272 found 🔀 AI-powered Shuffle
17 Awesome Motorcycles You Might’ve Missed from Honda, Harley-Davidson, Kawasaki and More
The red brand has been red hot of late, but other manufacturers (and auction houses) are making noise too.
Treat Maker Named 2025 Alaska Manufacturer of the Year
The state’s Manufacturer of the Year for 2025 is Mountain Dog, the Palmer-based maker of freeze-dried salmon treats for pets.
Henkel Recognized as a 2026 World's Top Disability Inclusive Business
/PRNewswire/ -- Henkel, a leading manufacturer of well-known consumer and industrial brands such as Dial® soap, Schwarzkopf® hair care, all® laundry detergent,...
Philips’ receives financial boost from $212M tariff refund
The Amsterdam-based manufacturer also highlighted the benefits of “disciplined cost management” and “productivity initiatives” that helped deliver over $150 million in savings for Q2.
Strong quake hits Japan's production hub, disrupts business operations
A powerful earthquake centred on Kumamoto in southwestern Japan on Tuesday forced a growing number of manufacturers, retailers and service providers to suspend operations across the region, disrupting supply chains in one of the country's key production hubs.
FDA shares warning about stroke prevention device after injury
Customers should return these devices to the manufacturer, Boston Scientific, due to a risk of the tip separatng during use.
Texas investigates major tampon, cosmetics manufacturers for alleged deceptive health claims
The Texas Attorney General's office has launched sweeping, industry-wide investigations into major manufacturers of feminine care and cosmetic products over concerns that companies may be misleading consumers about the presence of toxic chemicals and heavy metals.
Texas investigates major tampon, cosmetics manufacturers for alleged deceptive health claims
The Texas Attorney General's office has launched sweeping, industry-wide investigations into major manufacturers of feminine care and cosmetic products over concerns that companies may be misleading consumers about the presence of toxic chemicals and heavy metals.
Kendall Qualls' running mate, picked for business acumen, owes workers money
Brian Nicholson told his workers earlier this month at an Albertville manufacturer that he was doing everything in his power — and even seeking divine intervention — to strike one of five “Hail Mary” deals so he could pay them what they’re owed. “I’m praying on my knees every night before I go to bed […]
Embraer's backlog hits record $34.5 billion in the second quarter, rising 16%
Brazilian aircraft manufacturer Embraer said on Friday its firm order backlog hit a record of $34.5 billion at the end of the second quarter, up 16% from a year earlier.
Canadian cryogenics company coming to South Side quantum park
A Canadian manufacturer of cryogenic equipment that’s crucial to quantum computing is coming to The Illinois Quantum & Microelectronics Park on the South Side.
Samsung confirms 1,600-nit laptop OLED panels for Lenovo, ASUS, Dell and MSI
Samsung Display has started supplying its new tandem OLED panel to laptop manufacturers. The panel reaches 1,600 nits and more than doubles its rated lifespan.
Valve warns memory crisis is getting worse, retail prices lag bulk supply by up to six months
Valve says manufacturers are seeing component conditions that have not yet reached store shelves. The retail impact may arrive within three to six months.
Recall update: FDA now urging clinicians to return vascular device linked to 3 deaths
Cardiologists and vascular surgeons were previously told they could still use the device if necessary. Now, however, the message is that they should return the product to the manufacturer.
Bay City-area semiconductor plant once touted by Biden to shutter
President Joe Biden visited the semiconductor wafer manufacturer near Bay City in 2022 and hailed it as a "game changer" for domestic chip production.
The great 340B debate: Point vs. counterpoint vs. finger points
From the right come heated calls for reform if not outright overhaul of the 340B Drug Pricing Program. From the left, vociferous insistence on letting 340B be, albeit with modest tweaks and fixes. From hospitals and drug manufacturers: finger-pointing.
The Cutthroat Smartphone Industry And DRAM Crisis Force A Player Out Of The U.S. Market, Giving Apple & Samsung Additional Room To Reap Profits
The brutality of the smartphone industry coupled with rising DRAM costs have forced one manufacturer out of the U.S. market
Here Come the Lawsuits! Sony's Physical Disc Debacle Likely to Keep Its Lawyers Busy
Manufacturer already fighting multiple lawsuits
Twin Vee PowerCats Co. Announces Strategic Merger and Concurrent Privatization of its Recreational Marine Business
FORT PIERCE, FL / ACCESS Newswire / July 13, 2026 /Twin Vee PowerCats Co. (Nasdaq:VEEE) ("Twin Vee" or the "Company"), a manufacturer, distributor and marketer of power sport boats, today announced that it has entered into a definitive agreement for ...
Japan’s pet care industry booms as ‘fur babies’ outnumber infants
Japanese baby product manufacturers are turning their attention to the pet market amid collapsing birthrate.
Watertown business expanding facility, plans to hire 10 more workers
A Watertown manufacturer is expanding its facility as production increases.
Mass-produced science is coming. What happens to scientists?
Artificial intelligence may soon enable researchers to generate high-quality science at a previously unimaginable speed. For science consumers—the public, medical patients, technology users—the likely effects will be positive. For scientists, the effects will be as disruptive as industrial mass production was for artisan manufacturers.
SKF eyes role in humanoid robotics business
SKF is looking to work its way into the expanding Chinese robotics market with a recently announced agreement with Leaderdrive (LD), a global manufacturer specializing in precision robotic components. The companies are working together on a venture in China focused on high-precision transmission components for robot joints. SKF officials said the investment is a step […]
AI Is Changing How Customers Choose Your Business
As AI increasingly mediates how customers research, evaluate, and choose suppliers, competitive advantage is shifting from direct customer understanding to managing AI-shaped interactions. Drawing on the experiences of three small-to-medium sized businesses they worked with, the authors show how firms can adapt. A manufacturer improved sales efficiency by screening AI-generated inquiries before investing engineering time in quotations. A boutique hotel learned to monitor how AI tools described its business and revised public content to improve accuracy and differentiation. A B2B software company replaced periodic customer reviews with continuous monitoring of customer feedback and AI-generated market perceptions. Across all three cases, the lesson is that firms must treat AI as a new intermediary in the customer relationship. Winning companies will not necessarily spend the most on technology; they will build systems for continuously listening, interpreting signals, and adapting strategy in markets where both customers and the information they rely on are increasingly AI-mediated.
Inside New Balance’s World Cup: Testing, inventing and supplying players’ families with kit
New Balance are not one of the 13 manufacturers supplying kits to the 48 competing nations so are approaching the World Cup differently
Gulfstream Claims Record for Fastest, Farthest Business Jet Flight
Manufacturer announced the milestone alongside its 800th city pair speed record, achieved by its new G800.
Sony will cease production of discs for new PlayStation games in 2028
New games sold for PlayStation consoles will only be available digitally and won’t be sold on discs effective January 2028, Sony has announced. The move applies to all PlayStation games released from that point on, including those made by Sony and those released by third parties. The PlayStation group calls the change “a natural direction for Sony Interactive Entertainment to adapt to consumer trends as the general preference for digital media significantly outpaces physical discs,” according to a PlayStation blog post reviewed by Game File in advance of its publication. As movies, TV and music have shifted from physical media to an age of downloads and streaming, Sony’s move could speed the demise of physical media in a gaming. The industry has offered consumers games via cartridges, cassettes, floppy discs, CDs, DVDs and Blu-Rays across a 50-year stretch. Sony has been reporting to investors in recent years that PlayStation games have been increasingly purchased as downloads, not as discs. The most recent figures show nearly four in five purchases of full games for PlayStation 4 and PlayStation 5 were purchased digitally in the past year. Stats like that may cause today’s news to carry an air of the inevitable. But Sony’s declaration for 2028 is still likely to produce a shock, as the biggest gaming platform on the planet that uses game discs leaves them behind. Discs going away, but the fate of game boxes is unknown Sony is committing to still selling games in physical retailers even after they drop discs in 2028. Just how those games will be sold—in boxes with codes inside, as cards marked with digital redemption codes—is unclear. Digital games will also continue to be sold in the online PlayStation Store. New games released for PlayStation consoles prior to January 2028 will be unaffected by the policy change, Sony says. That means the PS5 games of 2027, be they a new Madden, a new God of War, a new Call of Duty, a new Sly Cooper (one can dream?), would still potentially be offered on disc. PlayStation 6 implications Sony’s timeline for a transition to a no-disc era will also spin up more speculation about the timing and configuration of Sony’s next-generation console, the probable PlayStation 6. “This pretty much guarantees that PS6 won’t arrive until 2028 at the earliest,” Piers Harding-Rolls, senior games research analyst at Ampere Analysis tells Game File. Harding-Rolls also concludes from today’s news that “the base version of a PS6 will not include a physical media drive,” as Sony looks to keep costs down on the device. Sony itself is saying nothing about the PS6 today: not its timing, nor how it might or might not support internal or external disc drives in order to run disc-based PS4 and PS5 games, should the console be backwards compatible. The many signs this was coming Industry support for games being released on physical media has been waning. As has consumer interest in them. PC games effectively went all-digital years ago, thanks to the popularity of playing games through Steam and other digital storefronts. The Covid-19 pandemic and the lockdowns that kept much of the global population home helped shift shopping patterns toward downloads. Sony’s own data shows PlayStation game downloads being an uncommon consumer choice a decade ago and now becoming the norm. On consoles, physical media has been in such decline that Sony and Microsoft both launched their current gen Xbox Series and PS5 consoles in 2020 with cheaper versions that lacked disc drives. In early 2024, Phil Spencer, then head of Xbox, told me that ““[w]e ship games physically and digitally, and we’re really just following what the customers are doing.” He added that the game industry had become an outlier in still supporting disc-based entertainment, even as movies and TV have bailed on discs in favor of downloads and steaming: “Gaming consoles themselves have kind of become the last consumer electronic device that has a drive. And this is a real issue, just in terms of the number of manufacturers that are actually building drives and the cost associated with those. And when you think about cogs that we’re going to go put in a console—and as you have fewer suppliers and fewer buyers—the cost of the drive does have an impact.” Last year, the Nintendo’s Switch 2, which uses cartridges rather than discs, introduced the concept of game-key cards, which are physical media that contain no game, just a prompt for a download. Even disc-based games aren’t what they once were, now frequently containing just stubs of games rather than the whole thing. The website Does It Play has tested over 3000 games and found that, for example, that the disc version of this year’s hit 007: First Light, only contained the game’s first mission, with the rest needing to be downloaded. Beyond all that, last week brought the news that Grand Theft Auto VI, likely the biggest game launch this decade, will debut for PS5 and Xbox Series without a disc-based version. Today’s big news comes to you for free. Game File is a reader-supported publication. To receive new posts and ensure more of my work is possible, please consider becoming a free or paid subscriber. Subscribe Discs helped define PlayStation However the trends in entertainment may be going, it is still remarkable to see PlayStation ditch discs given their importance in PlayStation history: In the late 1990s, the first PlayStation’s support for games on relatively cheap CD-ROMs instead of traditional game cartridges allowed the upstart console to outmaneuver cartridge-based systems from Nintendo and Sega, as it drove down game prices down in the process. (The cheaper disc format even prompted Final Fantasy VII maker Square to taunt Nintendo in a magazine ad, saying that if the game was “available on cartridge, it’d retail for around $1200.”) PlayStation devices often doubled as machines for watching movies and TV on the latest disc-based formats. In the late 2000s, for example, Sony’s pricy PS3 gained traction as a go-to device for playing then-novel Blu-Ray discs. In 2013, Sony effectively roasted the digital game-sharing restrictions proposed by rival Microsoft for its upcoming Xbox One console by showing how games could be shared for the then-upcoming PS4. In a 21-second clip that has over 20 million views on YouTube, one PlayStation executive simply handed a game box—presumably with disc inside—to another, who said “thanks.” Sony’s possible motivations The PlayStation announcement today cites “consumer preferences” and a shift away from discs among “the broader entertainment industry,” but does not delve into the decision-making process that brought Sony to this point. Sony is not discussing the economics of this move (I asked!), but there are a number of potential factors: Abandoning discs will spare Sony the cost of manufacturing and shipping them, which analysts and industry veterans I spoke to said could account for $1 or so of a game’s retail price. For first-party games, that’s direct savings for Sony, though the amount is limited by the winnowing percentage of people who were even buying the disc-based versions. For third-party games, Sony could pass the savings on to partners or just retain the better profit margin for themselves. As the 2024 comments from Phil Spencer alluded to, leaving discs behind could mean leaving disc-drives behind, allowing Sony to produce consoles more cheaply. Switching to digital-only for games could diminish the risks of copies of new games leaking. It would also seemingly make second-hand sales of used games impossible, pushing more people to buy their own copies of games. These economic benefits for Sony could be boons for the games industry overall, Ampere analyst Piers Harding-Rolls tells Game File. Among other things, it could free publishers and retailers from having to worry about securing an inventory of game discs when trying to sell games, he noted. “If there is a way to streamline the business of games retail, I generally think it’s a good thing for the industry as it removes unnecessary costs,” Harding-Rolls said. “This will help offset pressure on margins from other directions – development and staffing costs for example.” Should the industry shift from game boxes that contain discs to smaller, cheaper game cards, Harding-Rolls said, that reduces pressure on publishers and retailers. “The advantage of everything going digital for the industry is that sales can be tracked much more easily and there is less commercial risk for publishers wanting to continue selling via retail,” he said. The shift to no discs will also likely impact game development timelines, as developers will no longer face the same urgency to have a build ready to submit to PlayStation for the production of a disc, as industry experts noted around GTA VI’s no-disc news last week. Instead, projects may gain weeks of development time, in the event delivery deadlines for platform approval move closer to release date. Preservationists’ likely worries While millions of gamers have shifted to digital, there are still people who associate game discs—and only game discs—with actual ownership of PlayStation games. That portion of the gaming community spoke up last week about wanting to buy a version of GTA VI that they could hold in their hands, could lend to a friend and could potentially pop into a well-preserved PS5 console three decades from now and still see it run. Such gamers didn’t want to worry that they’d merely purchased a digital copy that could lose access to the game if, say, the company behind the game someday turns of the servers that transmit downloadable copies. Digital copies of games are inherently less long-lasting, because consumers aren’t actually buying a game (on a disc), just buying access to the game. The fine print in online gaming shops notes this, as does a recent law that went on the books in California in 2025. That lasw requires game publishers doing business in the state to refrain from words like “sell” when offering digital copies of games, unless they explicitly tell consumers that what’s being sold isn’t the game itself but a potentially revocable license to access it. A Sony spokesperson noted to Game File that “[w]ith all digital content, including games, movies, and music, players are purchasing a personal license for non-commercial use.” Regarding the fears of PlayStation games being lost to time in an all-digital era, the rep also noted that Sony remains “committed to delivering experiences from past generations to the new platforms our players are using.” They noted that PlayStation has used emulation and remasters to keep offering its classic games to modern gamers. It’s true that many consumers have become accustomed to not having physical copies of new music albums or movies, but the relative precariousness of digital copies of games is in fact being highlighted today by…. Sony’s other big announcement: the upcoming closure of the PS3 and PS Vita online stores Sony said today that it will be closing the online marketplaces for its PlayStation 3 console and PS Vita handheld in most countries in July 2027 (sooner elsewhere: August 2026 for the PS3 store Mexico, Honduras and Nicaragua; late 2026 for PS3 in other Latin American countries and the Middle East). “We know this news may be disappointing to PS3 and PS Vita players who hold a special place in their hearts for this generation of gaming,” Sony said in its announcement, saying the move “was not an easy decision for us to make.” Sony said that PS3 and Vita marketplaces “are no longer able” to support modern commerce systems, prompting a “need” to close the shops and focus on more modern PlayStation platform stores. The news may spark some deja vu. Sony announced back in March 2021 that it planned to take the PS3, Vita and PlayStation Portable marketplaces offline that summer. The move would have caused some 2,000 digital-only games to become unavailable for new purchasers, according to a VGC analysis at the time. Fans complained loudly. By April 2021, Sony walked back the PS3 and Vita shop closures, with then PlayStation boss Jim Ryan saying “it’s clear that we made the wrong decision here.” This time around, Sony is giving a longer notice period in most regions. The closure of those stores is still likely to cut off access to new purchases of digital-only PS3 and Vita games. The current PlayStation 5 marketplace sells PS5 and PS4 games, as well as a selection of PS1 and PS2 games. It does not sell PS3 games, because games for that platform can’t run on the system (some are offered via a PlayStation Plus streaming option). Vita games also aren’t sold via PS5. Sony says digitally purchased PS3 and Vita games will be downloadable after the stores’ shutdowns “for the foreseeable future.” Sony’s move contrasts with Microsoft’s Xbox platform, which continues to sell and support games from all four Xbox console generations. But it puts it in line with Nintendo, which disabled purchases in the marketplace for its Wii console (a contemporary of the PS3) in 2019. Nintendo discontinued purchases in the online shop for its 3DS portable (a contemporary of the Vita) in 2023. The big questions about Sony’s 2028 post-disc era Will Microsoft follow suit, ending support for new disc-based games on Xbox platforms and therefore all game consoles, too? Whether Microsoft does or not, will third-parties that can no longer release games on discs for PlayStation, simply ditch the disc options across the board? Given the GTA VI no-disc experiment launching this November, will more game publishers decide to forgo disc-based offerings even in 2027? How will no-disc PS5/6 games be packaged and sold in brick-and-mortar retail stores? What becomes of game sharing in an all-digital era? Will Sony modify its current set-up, which currently allows some sharing of digital games across a pair of consoles, to allow more casual lending? (See for example, Nintendo’s year-old system of letting players lend a digital game to another player in a “family group” for up to 14 days.) Will there be a version of a PS6 with a disc drive? Or will a drive be offered as an add-on? And how will gamers who want to retain access to PS4/PS5 disc-based games react to whichever configurations Sony chooses to offer? What will the final disc-based PlayStation game be?
Survey shows Japan's business sentiment improving for a 5th straight quarter
TOKYO (AP) — Business sentiment among major Japanese manufacturers has improved for a fifth straight quarter, the Bank of Japan said in its quarterly “tankan” survey released Wednesday.
Survey shows Japan's business sentiment improving for a 5th straight quarter
The Bank of Japan has reported its quarterly survey of business sentiment among major Japanese manufacturers rose to 22 in June from 17 in the previous quarter
Survey Shows Japan's Business Sentiment Improving for a 5th Straight Quarter
TOKYO (AP) — Business sentiment among major Japanese manufacturers has improved for a fifth straight quarter, the Bank of Japan said in its quarterly “tankan” survey released Wednesday. The survey's so-called diffusion index rose to 22 from 17 in the previous quarter, the BOJ said. The index for ...
Round table: Manufacturing Revoultion
••• SPONSORED SECTION ••• Manufacturing historically has conjured a certain perception, one of low skills, low pay and low advancement. But times are changing, and they’re changing fast. Spurred by North Carolina’s often lauded economic environment, manufacturers from a variety of sectors are advancing, investing and expanding across the state. But those moves come with […]
ScottsMiracle-Gro names new CEO as longtime leader exits
The Marysville-based national lawn and garden manufacturer has announced some big leadership changes, effective immediately.
A $1000 PlayStation 6 No Longer Sounds Crazy, As Sony Doesn’t Intend To Sell Hardware At Significant Losses
The PlayStation 6 is set to launch at one of the most challenging times for consumer tech, if not the most challenging. With the rising prices of components, RAM and SSDs above all, manufacturers are having an extremely hard time keeping costs down, and with a bill of materials that is now close to $1000, there's a very high chance the system will cost way more than most anticipated. Adding fuel to the fires of speculation is Sony itself, as the company heavily suggested in a recent investor Q&A session that it won't heavily subsidize the system. "We regard hardware as the base […]
Then and Now: Brandenburg manages through global uncertainty
For James Brandenburg, president of U.S. operations for JVS Export, a family-owned textile manufacturer headquartered in India, the hardest part of his job isn’t selling home textiles to Walmart, Target...
Making Our Own Luck
We are cross-posting a piece that former NIH official Kris Willis wrote for Macroscience. Kris is now the President and Founder of the Woodley Park Institute, for which I’m a board member. Picking winners or hedging bets? Federal science agencies have long wrestled with the question of how to ensure their billions of dollars of grants and contracts result in maximum benefits for Americans. On the surface, it might seem that a goal-oriented, interventionist style of management would be the best policy: prioritize our most pressing problems and distribute funding accordingly.This top-down strategy creates a unique hazard, though: bad choices can send resources in the wrong direction, resulting in slow progress that impedes the delivery of tangible benefits to citizens. Moreover, if decision makers pursue an applied advance when the underlying scientific principles remain poorly understood, they risk costly failures and a loss of support for the research enterprise at large. Examples include Nixon’s 1971 War on Cancer, undertaken on the premise that a cure could be achieved in less than a decade, the drive to build an operational commercial fusion plant by the mid-1990s, and the National Plan to Address Alzheimer’s Disease, which failed to produce the effective treatments and prevention strategies promised by 2025. The contrasting laissez-faire approach is to hedge your bets. If the path to an advance is impossible to predict, then the wisest choice might be to distribute funding to as widely as possible. The main risk of this strategy is that spreading funding thinly may limit the resources available to the most promising research, resulting in the same negative outcomes as the interventionist approach: limited support for the most promising topics, slow progress, and delayed returns. In reality, at science agencies like the National Science Foundation and National Institutes of Health, program managers navigate between these two extremes, setting some funds aside to target high-priority areas and using the rest to cover the widest possible range of meritorious proposals. This middle path seems like the most rational way to proceed, but it still requires making choices. How much should be set aside for high priority topics? What should those topics be? How should we define merit? Expert opinion can provide a helpful guide, but leading experts can have remarkably different opinions about what matters and what should be prioritized. Moreover, experts and administrators alike can be risk averse, giving an edge to high-profile, well-established concepts. What’s really needed is a data-driven framework to help guide decision-making, one that doesn’t simply repackage prestige or incumbency. Recognizing breakthroughs years in advance Many breakthroughs fail to attract funding or recognition at the earliest stages of development. Katalin Karikó, for example, spent years struggling to win grants for work on mRNA that would eventually win her and Drew Weissman a Nobel Prize. Similar stories can be told about Jim Allison’s groundbreaking studies leading to the development of cancer immunotherapy, Stan Pruisner’s demonstration that prions can self-replicate without DNA, or Robin Warren and Barry Marshall’s proof that Helicobacter pylori, not stress, causes ulcers. Yet at some point, the scientific community recognizes and responds to transformative breakthroughs like these. How does that change happen? And what if science funders could identify the areas that are on the cusp of a breakthrough? Those questions led my collaborators and me to study how scientists responded to past breakthroughs. Based on patterns in that data, we developed a means of predicting future breakthroughs, using biomedicine as a proof of concept. It’s worth taking a moment to describe how our approach works. Briefly, our prediction process begins by grouping the 18 million or so peer-reviewed papers in PubMed, the authoritative database of biomedical research, into roughly 50,000 unique topics. A small subset of these topics are so widely acclaimed as breakthroughs that they have been recognized with a major prize like a Nobel or a Lasker Award. We theorized that studying the development of these outliers over time, especially before they gained acclaim, was the key to identifying future instances of them. After defining topics, we chose 21 representative breakthroughs and asked what they looked like before they won prestigious prizes. To answer that question, we re-ran our topic-mapping algorithm repeatedly, winding back the clock one year each time, stringing together the years to follow the progress of each field as it grew and advanced. We found that in each case, the years leading up to a discovery followed a pattern: a burst of papers on a new, rapidly evolving topic, many of which quickly became influential. These characteristics—the percent of papers that are new, the percentage of papers that are brought in from other topics, and the influence of each individual paper—can all be measured separately for any given topic. Together, they act as a predictive signal that is detectable an average of five years before a transformative discovery is made, and up to thirty years before the discovery receives a major prize. Scanning the current research landscape for topics that display this signal allows us to predict what work will likely produce a future breakthrough. Each year we analyzed includes four or five signals, a number that appears to have remained constant across a twenty year time frame. In their classic work on the sociology of science, Bruno Latour and Steve Woolgar established that the desire to participate in a major discovery is an important motivator for scientists as they consider whether they should take up (or abandon) a research problem. Although further work is needed, the simplest explanation for our results is that this behavior is widespread enough to detect at scale. A foundational advance, or something like it, draws the attention of scientists and causes them to change the direction of their research. They vote with their feet, staking their own reputation and careers by publishing on and citing the new idea. That upswell of interest is the foundation of our breakthrough signal. What kind of research does our model identify as a breakthrough? After building a model based on the patterns in our 21 preselected breakthroughs, we tested it by identifying all early signals of discovery from 1994 through 1997. Of the 18 signals we found in that time period, 17 can be traced forward in time to a breakthrough. Examples include super-resolution fluorescence microscopy (see the image above), the directed evolution of proteins and enzymes (Chemistry Nobel, 2018), and sequencing the human genome (National Medal of Science, 2008). The discovery of the role of leptin signaling in obesity is a particularly interesting case study. Around 1950, scientists noticed the existence of a type of lab mouse that suffered from a unique inherited form of obesity. When given the freedom to choose their own diet, these mice ate more than normal and preferred food that was high in fat. Researchers had few clues as to why the animals overate; early experiments pointed to the existence of a soluble ob factor found circulating in the bloodstream that regulated appetite, but its identity was unknown. In 1994, Jeffrey Friedman and colleagues identified and sequenced the ob gene, noting that the protein it encoded appeared to fit the profile of a circulating factor. A year later, a trio of high-profile publications demonstrated that ob was a hormone that regulated body weight and fat deposition by regulating appetite. One of these was co-authored by Friedman, who christened it leptin from the ancient Greek word for thin. Using our model, the data from 1996 make it clear this advance would become a breakthrough. Scientists had flocked to study the biology of the new hormone, generating the flurry of new papers and citations required to produce a signal. One of these demonstrated that serum leptin concentrations reflected the amount of adipose tissue in the human body, providing clinical validation of the earlier mouse studies. Before the identification of leptin, scientists were unable to point to a specific molecule that controlled appetite and adiposity, so that it was impossible to rule out non-physiological causes of obesity; its characterization fundamentally changed our concept of weight gain. In 2010, Friedman and fellow pioneer Douglas Coleman were awarded a Lasker for the discovery. Our work also identifies breakthroughs in clinical practice and behavioral and social sciences, even though these areas are less likely to draw the attention of major prize committees. One example that falls into this category is the introduction of endovascular aneurysm repair, a minimally invasive surgical procedure for the treatment of abdominal aortic aneurysm, a leading cause of death among Americans over the age of 65. Relative to the previous standard of care, it reduces in-hospital mortality by almost four-fold. In 2017, Timothy Chuter received the American College of Surgeons’ prestigious Jacobsen Innovation award for his multiple refinements to the technique. Another under-recognized breakthrough identified by our model is the development of standardized survey instruments to assess the quality of life for HIV+ patients. The antiretroviral cocktails introduced in the mid-1990s reduced AIDS mortality, but treatment came with serious side effects. The new evaluations showed that patients whose disease progressed had worse physical functioning than Americans with other chronic diseases, while those who were asymptomatic maintained a health-related quality of life on par with the overall US population. This evidence made it possible for patients and activists to argue that even in the absence of a total cure, and in spite of the side effects, alleviation of symptoms was a worthwhile priority for clinicians. My colleagues and I have failed to identify any significant recognition for the physicians and health policy experts who pioneered this advance, although in 2016, researchers called for the World Health Organization to set targets for good health-related quality of life as part of its framework to end the AIDS pandemic. From forecasting to funding How should science funders use our predictions? Any serious discussion of what we should do with this new capability needs to begin with an understanding of its limitations. We can’t (and shouldn’t) invest all of our resources in the small number of topics predicted to produce breakthroughs. Innovative new fields are born from existing ones; they rarely arise de novo. If funders don’t maintain a diverse portfolio, the breakthroughs of tomorrow will have no antecedents. Think of this as eating the seed corn, or killing the goose that lays the golden egg. There are also multiple goals of funding beyond basic scientific discovery, including translating discoveries into clinical practice, developing new technologies, supporting economic development, and training new scientists. The investments needed to accomplish these goals are likely different from those required to support emerging breakthroughs. Finally, we must be aware that we may not capture every instance of a breakthrough. The concept is fuzzy, and not every significant discovery is recognized with a major award. Further, breakthroughs are rare, meaning that our dataset is, by necessity, small. This makes formal estimates of accuracy challenging. Although our overall success rate appears to be high, any one signal may turn out to be a false positive. We found one apparent example: the development of the third generation COX-2 inhibitors, Vioxx and Celebrex, which were much celebrated in the early 2000s as effective but non-addictive pain relievers, meets all the algorithmic criteria of a breakthrough. Five years after it received FDA approval, researchers demonstrated that Vioxx was associated with serious cardiovascular complications, and the manufacturer voluntarily pulled the drug from the market. Celebrex remains available, although like other NSAIDs, it carries an FDA warning for increased cardiovascular risk. Decision makers who were overly focused on the breakthrough potential of this research might have wasted substantial resources nurturing an area that ultimately proved to be a failure—but so would those who relied on expert opinion at the time. That said, the potential benefits of funding the next mRNA vaccine or cancer immunotherapy years earlier than we might have are large. When we can’t assume the outcome of an action, it’s worth conducting an experiment. Can targeted support for areas that are poised to produce a breakthrough increase the return on scientific investment without cannibalizing future advances? With the necessary administrative infrastructure in place, conducting this experiment would be straightforward. First, identify all the breakthrough signals between 2018 and 2023, select half at random, and commit to a decade of investment. For biomedicine, a six year window should yield about 30 topics with the potential to produce a breakthrough. Providing strong support to half of these might be accomplished for $300 million a year. That’s roughly half of the recent annual budget of the NIH Common Fund or around 20% of the fiscal year 2025 budget for ARPA-H. After five years, then again at ten, compare to see which group — the one that was actively managed, or the control — produced more breakthroughs, and on what timescale. Although we used biomedicine as an example, the same experiment could just as well be run for physics, materials science, or any other discipline. Any attempt to undertake such an experiment should keep three points top of mind. First, we can predict the topic of future breakthroughs, but the people and vision for how to move the work forward are still important. In practice, this means success requires active program managers with the expertise to develop the science and the authority to do so, including by recruiting investigators. Second, we would be wise to learn from the failures of past attempts to fund transformative research. High among these are funding modestly repackaged work, confusing the genuinely novel with the merely unfamiliar, and relying too much on incumbent investigators. All of these risks can be mitigated by thoroughly and intelligently integrating high quality data into portfolio management. Finally, we need to have patience. Even with strong funding support, producing a breakthrough takes time. If supporting breakthroughs is the best way to nurture the birth of new fields, we also need to accurately describe and properly manage the other two stages, so that we invest wisely throughout the productive lifetime of ideas and divest once they reach the point of diminishing returns. We would benefit from more study of all of these phases, especially the transition from one to another. More research could answer questions like: When does a breakthrough become an established field? How do the availability of funding, the size and characteristics of the available workforce, and the accumulation of evidence that disagrees with prevailing models affect a field’s decline? Exactly how do old ideas give birth to new ones, and can we speed up the process? The more we understand about the dynamics of scientific progress, the better we can maximize the odds that our curiosity leads to results. I’d call that finding a way to make our own luck.
Buc-ee’s is finally open in Goodyear. A nearby small business prepares for its impact
As Buc-ee’s opens its first Arizona location in Goodyear, a nearby hot sauce manufacturer and gift shop prepares for an influx of tourists and road-trippers while weighing the impact on local business.
Jet-engine manufacturer plots expansion in Pontiac on site of former movie studio
Williams International is seeking a 15-year extension of its Renaissance Zone tax break to support an expansion.
5 Companies That Make Classic Car Bodies When The Automakers Won't
Some of the companies that build bodies for classic cars when the manufacturer won't include GTO Engineering, Superformance, and Real Deal Steel.
A Big Change Is Coming to Roku TVs
A big transformations are underway across the Roku TVs home screen as leading manufacturers, including TCL, begin implementing standardized home screen interfaces on their devices. This shift replaces the previous customized designs that each brand had developed independently with the uniform Roku platform experience. The result is a more consistent visual presentation that emphasizes the […]
North Carolina furniture manufacturer allegedly kills business partner hours after losing contract dispute
Founder of North Carolina furniture business charged after altercation with co-owner ends in deadly shooting
NEWTON, N.C. (QUEEN CITY NEWS) — The founder of a furniture manufacturer in Newton allegedly shot and killed his co-owner following a dispute Wednesday afternoon. Around 3:18 p.m. on June 17,…
New plasma trick could unlock smaller, more powerful computer chips
A new technique could solve one of the biggest challenges in making future computer chips from ultrathin materials. Researchers found that coating molybdenum disulfide with oxygen or fluorine lets manufacturers remove just the top layer of atoms much more safely during plasma processing. The result is a cleaner, more controlled path toward smaller and more capable electronics.
OHIO students, businesses see benefits from participation in Export Internship Program
Ohio University’s participation in the Ohio Export Internship Program Is giving students real-world experience in international trade while also assisting a wide range of manufacturers in the Buckeye State.
Class action lawsuit claims radiology vendor Nano-X Imaging misled investors
The Israel-based manufacturer allegedly made “misleading statements” regarding its business operations and prospects, attorneys charge in the complaint, filed June 12.
Q+A: Faraday Future Moves Beyond EVs
Faraday Future Intelligent Electric Inc. is sizing up for a key pivot. Initially a luxury electric vehicle company, the El Segundo-based manufacturer is
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Eaton moves one step closer to becoming a cleaner bet on the AI boom
Auto parts manufacturer Dana has agreed to combine with Eaton's Mobility business in a deal that values the unit at $5.1 billion.
Haiti has to change its World Cup jersey after being deemed too political
The jersey, by Colombian sportswear manufacturer Saeta, originally included a depiction of the final battle of the Haitian War of Independence in 1803 on its front.
Low-cost laptops with smartphone RAM in metal chassis: Intel reveals details of Project Firefly
The DRAM crisis is making entry-level laptops more and more expensive – or forcing manufacturers to use very old components. Intel Wildcat Lake and Project Firefly are set to change this and provide serious competition for the Apple MacBook Neo. Intel now reveals more details about Project Firefly.
Steve Rao: The AI revolution must include Main Street
Whether it is a family-owned manufacturer exploring automation, a local retailer adopting AI-powered marketing tools or a startup building the next generation of innovative products, small businesses will be among the primary beneficiaries — and users — of AI.
Best Look at Foldable iPhone Design Revealed, May Only Come in White
Sonny Dickson today shared detailed images of a foldable iPhone dummy unit with what appears to be a finalized design, providing the best look yet at the device's look, with the suggestion that the device may only be available in white. Dummy units are non-functional units intended primarily for display purposes and accessory manufacturers, who need a high level of physical accuracy to mass produce cases and other accessories ahead of a device's announcement.
Business Alum Joins Hearing Aid Manufacturer as Supply Chain Director
Cal State Fullerton College of Business and Economics alum Garland Wong ’20 (MBA) is now a director of supply chain at Audien Hearing, a hearing aid manufacturer. In this space, being grounded in data is essential, but so is allowing room for testing and exploration. Thanks to CSUF’s MBA program, Wong can rise to the […]
China's solar majors charge into batteries as panel sales falter
China's major solar panel manufacturers are ramping up higher-margin battery exports to boost revenue as growth in photovoltaic (PV) sales slows, betting on rising global demand for renewable energy storage to cut reliance on fossil fuels.
LiveOne Expands Partnership With AT&T, Cisco For Connected-Car Entertainment.
LiveOne has announced an expanded collaboration with AT&T and Cisco aimed at supporting next-generation in-vehicle entertainment through AT&T’s Connected Car platform. Under the agreement, automotive manufacturers will be able to
Illinois hospitals urge Pritzker to quickly sign bill before Eli Lilly cuts off drug discounts
Illinois’ hospital association contends the move by Eli, which has also been threatened by the other large, global GLP-1 manufacturer, Novo Nordisk, is simply an unnecessary roadblock.
Cable manufacturer eyes $100M expansion at Indianapolis facility
Milan-based Prysmian Cables & Systems USA LLC plans to build a roughly 143,500-square-foot addition to its existing 52,000-square-foot facility along Rockville Road on the western edge of Marion County.
Wisconsin-based Packer Fastener opens Lebanon site
Green Bay, Wisconsin-based Packer Fastener, which supplies fasteners, tools, welding supplies and other products to manufacturers, contractors and fabricators, has entered the Indiana market.
Apotex Health Seeks to Raise Up to C$1.2 Billion in IPO
Canadian generic drug manufacturer Apotex Inc. is looking to raise C$1.2 billion ($868 million) in an initial public offering in Toronto, the company said Monday.
Remal Appoints Ram Sandipam Adhikary as Lead, Business Development & Technical
Remal Alcast Pvt. Ltd., a manufacturer of master alloys, cast alloys, and aluminium billets, is pleased to announce the appointment of Mr. Ram Sandipam Adhikary effective May 20, 2026. Ram will lead and oversee Business Development, and its other integral operations related to - Strategy and Planning, Process Control, Quality Assurance and Sustainability.
Securing Michigan’s manufacturing legacy with AI and advanced technology
AI is helping Michigan manufacturers improve operations, lower maintenance costs and modernize production with practical, affordable solutions.
Scoop: First Windows PCs powered by Nvidia chips to debut next week
The chips will appear in Microsoft Surface computers and PCs from other manufacturers.
Philips partners with Disney to incorporate iconic characters in MRI exams
The Amsterdam-based imaging manufacturer said it will utilize beloved animated characters and stories as part of the Philips Ambient Experience.
EPA delays reporting requirements for health-harming chemicals
Federal regulators are giving chemical manufacturers and petroleum refiners more time to provide data on a group of chemicals that have been linked to human health harms as officials consider tighter regulations.
Leaked foldable iPhone Ultra cases leave nothing to the imagination
Accessory manufacturers might be getting specifications for the foldable iPhone Ultra from Apple already.
Why billionaires, CEOs and manufacturers keep choosing Texas as America’s business capital
Gabriela von zur Muehlen, chief policy officer at the Texas Association of Business, says Texas’ low costs and strong supply chains help attract billionaires, CEOs and manufacturers.
Russian anti-drone turret uses rounds that calculate when to detonate
The newly unveiled ZAK-30 Citadel is Russia's foray into programmable ammo tech, which has already being sold for years by Western manufacturers.
Why Some Phone Manufacturers Stopped Using Gorilla Glass
Not every phone manufacturer is sticking with Gorilla Glass. Some are developing in-house alternatives, and their explanations vary by brand.
Plush Toy Manufacturer Yortoob Enters Licensed Character Manufacturing Supply Chain for Global Entertainment IP
/PRNewswire/ -- Today, plush toy manufacturer Yangzhou Home Ka Crafts Co., Ltd. (Yortoob) announced its official entry into the licensed character...
Heartland Food Products Group to Acquire Whole Earth Brands' Americas Business
/PRNewswire/ -- Heartland Food Products Group, owner and manufacturer of the Splenda® Brand, SlimFast®, and Java House®, today announced it has entered into a...
Google's First AI Smart Glasses Launching This Fall With iPhone Support
Google today said that its first "intelligent eyewear" product is set to launch this fall. It is teaming up with Samsung and eyewear manufacturers Gentle Monster and Warby Parker to launch new AI audio glasses. The glasses will run Android XR, which is Google's platform for smart glasses and AR/VR headsets. There are cameras, speakers, and microphones in the glasses, but there is no display in the lenses.
Senate Small Business Hearing Suggests Some Tariff Wariness - Coalition For A Prosperous America
A Senate Committee on Small Business and Entrepreneurship hearing held last week had only one manufacturer serving as a witness. He liked the tariffs because they stopped the bloodletting of cheaper imitations from China. However, he told the Senate that changes could be made to existing tariff policy to help lower costs as commodity and other input prices are rising fast.
New business investing $56 million in Fenton to make plant-based milk
An international food manufacturer is building a new plant in Fenton to make a component of plant-based milk through a new process.
Auto suppliers push for USMCA renewal as tariffs jolt business
Manufacturers are paying close attention to how the rules of North American trade will be rewritten yet again.
DeerTV Reports Surge in Demand for Outdoor TV Enclosures Ahead of Summer 2026 Outdoor Entertainment Boom
Changan, China--(Newsfile Corp. - May 18, 2026) - DeerTV, a manufacturer of weatherproof outdoor TV and projector protection systems, is...
TEEMA global science park plan takes shape with Mexico leading
The Taiwan Electrical and Electronic Manufacturers' Association (TEEMA) is moving ahead with its global science park strategy, and Mexico's Sonora has emerged as the leading candidate for an early launch, TEEMA chairman Young Liu said before the group's 27th general assembly on May 15, 2026. Liu said Sonora has the strongest chance of becoming the first site because talks began earliest there and field inspections have already been carried out three times, putting it well ahead of other candidate locations.
Imperial Brands Revenue Rises, Fueled By Next-Generation Products
The manufacturer—which houses Davidoff, Gauloises and JPS among its brands—saw revenue growth from in its next-generation products such as vapes.
Bob on Business: Bootmaker proposes new parking garage for the Stockyards
Also, retail coming; manufacturer finds home; a trip where?; running honor and a golf shot.
Sony forecasts lower gaming business sales amid memory price surge
STORY: Sony forecast lower sales in its gaming business due to a memory chip price surge.The tech giant said Friday annual sales in the segment would fall 6% to $28 billion.It also blamed lower hardware sales as its PlayStation 5 ages.Although the Japanese company said it expects gaming profit to rise 30%.That's due to higher first-party software sales and no repeat of the impairment loss it recorded a year earlier.Sony has been praised by analysts in recent years for its transformation into an entertainment powerhouse.But markets have grown concerned about the impact of AI on its business, while Sony also faces a perceived lack of growth catalysts.Both factors have weighed on shares in recent months.Investors are also concerned about the impact of a memory-chip price surge.As well as disruption to supply chains from the Iran war on margins at electronics manufacturers.The firm said it sold 1.5 million PS5 consoles in the fourth quarter, which was a 46% drop on the same period a year earlier.Looking ahead, the PS5 is expected to receive a major boost from the launch of the delayed "Grand Theft Auto VI."The game is due to release in November.Sony said in February it had secured the minimum quantity of memory needed to manage the year-end shopping season. Sony also said it sees higher profits at its pictures and chips units but a lower profit at its music business.The group reported operating profit for the year ended March rose 13.4% to $9.2 billion - below analyst forecasts. Meanwhile, rival Nintendo said it expects to sell 16.5 million units of its Switch 2 console in the financial year ending March 2027.It also projects profit to rise 2.7% to $2.36 billion.But, like with Sony, investors are concerned about the possible impact of a memory price surge on margins.
Siemens Healthineers shakes up leadership team, cuts profit outlook
The Erlangen, Germany-based device manufacturer announced its quarterly earnings results on May 7, which included a 6.5% year-over-year decline in revenue for its diagnostics segment.
reMarkable Paper Pure leaks as a cheaper e-ink tablet with a 3-week runtime
With the reMarkable Paper Pure, the manufacturer will soon be launching a more affordable e-ink tablet with stylus. The e-note is now listed in advance by a retailer, who reveals the most important details about the Paper Pure.
Hit hard by COVID, Good As Gold evolved its business model, prepares to expand
Worcester coffee manufacturer Good As Gold Coffee evolved to survive an industry altered by COVID.
Media Recap: Behavioral Health and Drug Manufacturer Pressures
Adam Carlson, senior vice president of Advocacy, MHA, joined J.J. Hodshire, president and chief executive officer, Hillsdale Hospital, for a press conference April 17 to discuss how proposed cuts to Medicaid will further destabilize hospitals already experiencing financial strain.
Research commissioner pitches EU to US scientists and investors
Research Commissioner Ekaterina Zaharieva is just back from a two-day trip to San Francisco, where she pitched the EU as the place to be for US researchers looking to move and US venture capitalists looking to invest. A Commission spokesperson told Science|Business that Zaharieva used the trip to “promote Europe as a stable, rule-based and vibrant innovation destination.” She emphasised Europe’s excellent infrastructure and predictable funding, particularly through the European Research Council (ERC) and Europe Innovation Council.These are already proving tempting, with applications from US-based researchers to ERC and Marie Skłodowska-Curie Actions (MSCA) calls increasing substantially over the past few years. According to the Commission, the number of US-based applicants for the annual ERC Consolidator Grant call rose from 19 in 2025 to 64 in 2026, while US bids to the ERC Advanced Grant call rose from 23 in 2024 to 114 in 2025. Meanwhile, US applications to the MSCA Postdoctoral Fellowships scheme rose from 352 in 2024 to 998 in 2025.Pressure on US scientists to seek alternative employment has increased since Donald Trump’s return to the White House. Jobs at federal science agencies have been slashed, funding cut in some research areas and international scientific partnerships turned upside down. He has also made unprecedented attempts to control university affairs.During her trip, Zaharieva made a point of highlighting the protection of academic freedom in Europe, “especially in areas like climate change, renewable energy, and health, where US funding has faced cuts,” the spokesperson said.She also underlined the EU’s “attractive long-term career opportunities and relocation support for top researchers from anywhere in the world,” especially through its new Choose Europe for Science initiative.“Transatlantic cooperation remains essential to tackle global challenges while safeguarding shared values such as academic freedom and openness,” Zaharieva wrote on social media ahead of her visit.Related articlesERC walks back stricter resubmission rules for 2027Don’t feel guilty about poaching scientists fleeing Trump, US science body tells EuropeHer itinerary took in Stanford University’s business school and school of medicine, where topics for discussion included entrepreneurship and interdisciplinary collaboration. She also met with venture capital firms, including Playground Global, Forgepoint Capital and Akkadian Venture Capital, as well as the California Public Employees’ Retirement System, the largest public pension fund in the US.Other meetings included Jensen Huang, the chief executive of AI chip manufacturer Nvidia, and local business associations such as the Bay Area Council and EuroCham. European delegations in the area also received visits, including Advantage Austria and France’s La French Tech, and the Consulate General of Ukraine in San Francisco.
GE HealthCare imaging CEO steps down amid mixed earnings results
Corresponding with the change, the Chicago-based imaging manufacturer is combing two of its radiology-related business lines into a new segment worth $14.6 billion.
Norman U. Cohn, business entrepreneur and advertising specialties innovator, has died at 93
He grew the Advertising Specialty Institute into a promotional products giant by connecting manufacturers, printers, and distributors of logo-adorned items to buyers such as companies and schools.
German football agrees €100m Adidas investment: What impact will it have, and does it make sense?
The sports manufacturer's deal is intended to support the growth of the leagues and the development of the Bundesliga's 36 member clubs.
Nucor Logs Profit Rises, Boosted by Steel Mills Business
The steel manufacturer higher profit across its three main business segments compared with the fourth quarter, with particularly strong growth in its steel mills segment, which benefited from higher average selling prices and volumes across all product groups, the company said.
German manufacturer to close Illinois plant and move production overseas
The manufacturer is closing its Illinois plant, and the work is moving out of the country.
Foldable iPhone Ultra confidential docs leak: 9.2mm design, Android-style selfie cameras, color options
Leaked schematics from a case manufacturer detail the possible dimensions of the upcoming iPhone Fold. The leak suggests a folded thickness of 9.23mm - notably thinner than previous 11mm rumors. The drawings outline a 167.59mm x 120.59mm footprint, a significant 13mm camera plateau, and Touch ID on the side.
Nominations Now Open for WMC’s Business Friend of the Environment Awards
MADISON – Wisconsin Manufacturers & Commerce (WMC) – the combined state chamber and manufacturers’ association – opened nominations for its annual
Condom maker may raise prices because of Iran war
Safe sex could get more expensive if the Iran war continues to disrupt global supply chains, according to the CEO of the world’s largest condom manufacturer.
Apple Is Working On A High-Resolution Camera Upgrade That Its Chinese Competitors Have Been Investing Millions To Implement
A rumor claims that Apple is working to bring a high-resolution camera upgrade to its iPhones, but Chinese manufacturers are investing millions to bring it
Honeywell Said Close to Selling Unit to Brady for $1.4 Billion
Honeywell International Inc. is nearing a deal to divest its productivity solutions and services business to industrial manufacturer Brady Corp., according to people familiar with the matter.
NH's Business: Workforce issues for manufacturers in the Granite State
Fred Kocher sits down with the presidents of two NH manufacturers to talk about the issues they are facing.
China’s DRAM Suppliers Come To The Rescue As They Ramp Up LPDDR4 Production Shortly After Samsung Abandons Customers
Samsung exclusively moving to LPDDR5 production has given Chinese DRAM makers to pursue LPDDR4 manufacturer to cater to abandoned customers
Zeldin rebuilds Science Advisory Board
New members include a climate science skeptic and two employees from the chemical manufacturer Chemours.
Xanax XR recalled after discovery that tablets may fail to release medication properly
A batch of Xanax XR has been recalled nationwide after the manufacturer found the drug may not release properly in the body. The FDA classified the issue as moderate risk.
Trump administration taps automakers to boost weapons production in WWII-style push
The Trump administration is turning to automakers and manufacturers to boost weapons production in a World War II-style Pentagon push, officials say.
South Charleston business named West Virginia Small Businesses Manufacturer of the Year
SOUTH CHARLESTON, W.Va. (WOWK) – A small South Charleston business was named the West Virginia Small Businesses Manufacturer of the Year by the Small Business Administration. Cyclopes Industr…
Detroit Aims to Become Center of U.S. Drone Manufacturing
The state, known for making cars, is spending millions to entice drone manufacturers that can bring new business to auto suppliers.