SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " CRA " 12,666 found 🔀 AI-powered Shuffle
Commentary: Civic preparedness has never been more critical
Comprehensive civic education is necessary to navigate our digital democracy and excel in postsecondary pursuits.
DR Congo Ebola emergency: Calls grow for urgent humanitarian access
Aid teams trying to keep deadly Ebola disease from spreading in the Democratic Republic of the Congo (DRC) are increasingly concerned about ongoing fighting and violence that has forced thousands of people to flee a displacement camp in the vast, resource-rich east of the country.
Democrats keep coming to South Carolina to stump for midterm candidates. It's all about 2028
Democrats are flocking to South Carolina to campaign for midterm candidates, even though Republicans dominate state politics.
Democrats Keep Coming to South Carolina to Stump for Midterm Candidates. It's All About 2028
COLUMBIA, S.C. (AP) — On paper, South Carolina might be an odd place for Democrats to converge to campaign for midterm candidates. Republicans dominate state politics, and there's slim chance of that changing this year. But South Carolina is also the first state in Democrats' next presidential ...
Explainer-The political chess behind the ECB’s next leadership shake-up
FRANKFURT, Sept 28 (Reuters) - The euro zone will choose a new European Central Bank president next year and replace up to two-thirds of the bank's six-member executive board in an intricate game of political chess among the bloc's 21 countries. The fo...
Explainer-The political chess behind the ECB’s next leadership shake-up
FRANKFURT, Sept 28 (Reuters) - The euro zone will choose a new European Central Bank president next year and replace up to two-thirds of the bank's six-member executive board in an intricate game of political chess among the bloc's 21 countries. The fo...
Bellamy sure Wales belong as Haaland threat looms
Craig Bellamy expects Norway to be a force for years, but insists Wales have earned the right to be in Nations League A.
What will California's next governor do about healthcare? Here are Becerra and Hilton's plans
Democrat Xavier Becerra and Republican Steve Hilton say they’re mindful of voters’ worries about healthcare costs, but their plans don’t have much detail.
Tom Kean Jr. backs Trump on Iran and tariffs, if not local issues
Rep. Thomas Kean Jr. sought to distance himself slightly from President Donald Trump on Sunday as his Democratic opponent, Rebecca Bennett, reminded him of his years of loyalty to the president.
WoW Forever Beta Player Dies to a Near Perfect Griefing Tactic That I'm Sure Blizzard Will Patch Out
World of Warcraft Forever’s beta marches on, and all evidence points to it being a massive success. But it’s worth remembering this is a beta, and a beta is for reporting issues. Enter one of the best WoW griefing tactics I’ve ever seen.
Trump's mail voting crackdown tests Postal Service leader who says he's 'not political'
WASHINGTON (AP) — Long before he was the top official at the U.S. Postal Service, David Steiner was a corporate executive surfing mid-oughts television when he came across Donald Trump on “The Apprentice.”
Trump's mail voting crackdown tests Postal Service leader who says he's 'not political'
Before he was the top U_S_ Postal Service official, David Steiner criticized Donald Trump's leadership style after seeing him on "The Apprentice."
Trump's mail voting crackdown tests Postal Service leader who says he's 'not political'
Long before he was the top official at the U.S. Postal Service, David Steiner was a corporate executive surfing mid-oughts television when he came across Donald Trump on “The Apprentice.” “If that is...
Trump's mail voting crackdown tests Postal Service leader who says he's 'not political'
Before he was the top U_S_ Postal Service official, David Steiner criticized Donald Trump's leadership style after seeing him on "The Apprentice."
Why Allan Fung’s Cranston comeback bid has RI Republicans fuming
Former Cranston Mayor Allan Fung is running as an Independent, sparking outrage among local Republicans.
Democrats to probe lucrative Trump family business deals if they win midterms
Corporate donors to President Donald Trump's ballroom and participants in business deals brokered by Trump family members are expected to be among the first targets of investigations if Democrats take control of the House or Senate.
Democrats to probe lucrative Trump family business deals if they win midterms
WASHINGTON, Sept 28 (Reuters) - Corporate donors to US President Donald Trump's ballroom and participants in business deals brokered by Trump family members are expected to be among the first targets ...
Pens Points: Opening night nears
Here are your Pens Points for this Monday morning… The Penguins assigned Bill Zonnon, Harrison Brunicke and Joel Blomqvist to Wilkes-Barre/Scranton on Sunday and placed Blake Lizotte, Ben Kindel, Justin Brazeau and Ryan Graves on injured reserve. Pittsburgh must make at least two more roster moves before Monday’s deadline to reach the 23-player limit. [PensBurgh] […]
California donors have funded both sides of Democrats' primary battles
In divisive races such as the Democratic primaries for U.S. Senate in Michigan and Minnesota, California donors have given large amounts to both progressive and moderate candidates.
Facianas bet big on Downtown Akron rebound with pair of office high-rises
Barbara and Gino Faciana are the city's largest landlords, thanks to their recent purchases. They say they are keeping their buildings dedicated to office use as the sector and city show signs of strength.
New York hospitals push for exemption from federal H-1B visa fee
Hospitals warned U.S. Citizenship and Immigration Services that the policy could have “detrimental impacts” on the healthcare sector.
Meritage to close 38 restaurants as Wendy’s fight unfolds
Meritage Hospitality Group plans to close 38 restaurants as the Wendy’s franchisee fights to retain control of 314 locations in Chapter 11.
Sweden faces political deadlock as center-left bloc fails to form government
Swedish Social Democratic Party leader Magdalena Andersson has abandoned efforts to form a four-party government. Deep divisions within the election-winning bloc have left Sweden in political deadlock.
Dungeon Crawler Carl’s Hero Is a Coast Guard Veteran. Here's Why That Matters
A reluctant hero in boxer shorts and ill-fitting pink Crocs stumbles through a galaxy wide dungeon clutching a show cat and wit.
Republicans and Democrats Find a Unifying Target: Pharmacy Benefit Managers
Some states have considered barring companies that own a PBM from also owning brick-and-mortar pharmacies, as CVS does. Two states have followed through. A similar proposal at the federal level has gained prominent sponsors, aligning conservative, business-friendly Republicans with Democrats traditionally more open to government regulation.
As World of Warcraft: Forever's beta popularity grows, Blizzard has yet again had to increase the server cap
Executive producer of World of Warcraft Holly Longdale broke the news, as people continue to hop in ahead of the beta release in November.
Progressive politics the only credible path to revive Democratic Party
The center has fallen. As Republican Party has veered toward authoritarianism under Donald Trump, Democrats need to head in a new direction.
What to Stream: Quavo album, 'East of Eden' series and 'Minecraft Dungeons II'
A limited series adaptation of “East of Eden” and a new album from Quavo are among streaming releases coming in October. “Teenage Sex and Death at Camp Miasma” premieres Friday
Haverhill Chamber Names Damark Woodcraft Business of the Month
Damark Woodcraft of Haverhill is the Greater Haverhill Chamber of Commerce’s September business of the month. The company, formed more than 35 years ago, makes hand-built custom furniture, kitchens, doors and more. It helps clients design homes, offices, restaurants and other settings. Mark Brady, owner and president, incorporated the business with his father in 1991.
Astros Are Playoff Bound after 9-0 Whitewashing of Athletics
There’s a new worst record to go to the postseason, but at least it isn’t a sub-.500 one. The Houston Astros handled business today in West Sacramento against the Athletics, 9-0. With the victory, the Astros are AL West Champions and will host the Chicago White Sox in the AL Wild Card Round beginning Tuesday […]
New Jersey Republican Tom Kean Jr. and Democrat Rebecca Bennett clash over war in Iran, tariffs
Tom Kean Jr., the New Jersey Republican congressman whose four-month absence from the House this year went unexplained until he disclosed that he was being treated for depression, clashed with
Fauquier Health hosts ‘Pink with Purpose’ on Oct. 6
The event will feature a "Pink marketplace" with local artisans, crafters and vendors selling a wide variety of items, including jewelry, ornaments, beauty care, gifts and home goods.
What Harris showing up for El-Sayed says about political loyalty
Kamala Harris returns to Detroit to campaign for Abdul El-Sayed amid ongoing tensions in the Democratic coalition.
WHO recognizes healthy, innovative cities across the Western Pacific Region
Nine Healthy City champions from across the World Health Organization (WHO) Western Pacific Region received special recognition at an awarding ceremony during the 11th Global Conference of the Alliance for Healthy Cities in Sydney, Australia.The WHO Regional Office for the Western Pacific has presented the Healthy Cities Recognition Awards every two years since 2004 to celebrate innovative and impactful city-led initiatives that improve the health and well-being of urban populations.Eight cities received awards for their best practices, and one National Forum received the WHO Regional Director’s Special Award in recognition of its long-standing leadership in advancing the Healthy Cities movement.Awardees were selected through a rigorous evaluation process and recognized for demonstrating measurable, innovative and sustainable approaches to health challenges faced by cities.Remarking on the significance of the awards, Dr Huong Tran, Director of the Division of Health Promotion, Disease Prevention and Control at the Regional Office, said that, “There is no single blueprint for a healthy city. What works in one context may need to be adapted to another. But by sharing our experiences, including what worked, what was challenging, and what we learnt along the way, we can help one another move faster and further.”Award-winning cities and initiativesThis year's awards recognize outstanding city-led initiatives that have demonstrated measurable impact, innovation and sustainability in advancing health initiatives for urban populations.Baguio City (Philippines) – Data for equity: informing action, improving healthDr Donnabel Tubera-Panes, City Epidemiologist – Medical Officer IV of the Health Services Office accepted the award on behalf of Baguio City. Photo credit: Maria BoyadgisBaguio City was recognized for developing a pioneering Livability Index that provides village-level data across all 128 barangays (villages), enabling evidence-based planning and more equitable allocation of resources. By integrating community participation and institutionalizing the index within city planning and budgeting processes, the city has demonstrated how data can drive action to reduce health and social inequities.Eunpyeong-gu (Seoul, Republic of Korea) – Communities living in vulnerable situations: advancing health equity through community engagementVice Mayor Honourable Ahn Hyoung Jun accepted the award on behalf of Eunpyeong-gu. Photo credit: Maria BoyadgisEunpyeong-gu was recognized for its inclusive health equity programme supporting vulnerable populations, including isolated older adults and LGBTQI+ communities. Through peer-led community networks, social cooperatives and inclusive service design, the district has strengthened access to care, promoted social inclusion and advanced community ownership of health initiatives.Madiun City (Indonesia) – Adapting and mitigating climate-related crises: building heat resilience and preventing flood-related health risksMs Yuni Dwi Purwani, Secretary General of the National Forum for Indonesian Healthy Cities/Regencies, accepted the award on behalf of Madiun City. Photo credit: Maria BoyadgisMadiun City was recognized for its SUPERMIE (Sustainable Public Environmental Management Initiative) – a community-based environmental governance model that addresses urban flooding, climate resilience and environmental sustainability. The initiative contributed to reductions in flood-prone areas, greenhouse gas emissions, diarrhoeal disease and dengue fever, while at the same time improving food security through neighbourhood food gardens. The programme has already been replicated in 15 cities and regencies across Indonesia.Macao Special Administrative Region (China) – Protecting communities from tobacco and alcohol-related harms: tackling commercial drivers of riskDr LO Iek Long, Director of the Health Bureau, Macao SAR, China accepted the award on behalf of Macao. Photo credit: Maria BoyadgisMacao SAR was recognized for implementing a comprehensive and integrated approach to tobacco and alcohol control. Through legislation, monitoring systems, enforcement, public awareness campaigns and multisectoral partnerships, the programme has strengthened protection against major risk factors for noncommunicable diseases and established a model that is highly transferable to other urban settings.Phnom Penh Capital City (Cambodia) – Safe, active and health-enabling transport: advancing health and reducing inequities in urban mobilityH.E. Khoung Sreng, Governor of Phnom Penh Capital City accepted the award on behalf of Phnom Penh Capital City. Photo credit: Maria BoyadgisPhnom Penh received the award for its Safe School Zone Project, which combines infrastructure improvements, speed management, enforcement, education and stakeholder engagement to protect children and communities. The initiative has demonstrated measurable reductions in crashes and vehicle speeds while providing a scalable model for safer urban mobility across the country.Quezon City (Philippines) – Transforming food environments: addressing policy, market and urban design drivers of health and nutritionMs Jirah Asa M. Sideco, Chief of the Nutrition Section of the Quezon City Health Department accepted the award on behalf of Quezon City. Photo credit: Maria BoyadgisQuezon City was recognized for its public food procurement policy that promotes healthier diets through government-run institutions and feeding programmes. Supported by strong policy frameworks and monitoring systems, the initiative improves access to nutritious food for vulnerable populations while serving as a benchmark for other local governments.Samarinda City (Indonesia) – Preventing violence and promoting gender equality: transforming urban systems, norms and spaces Mrs Rinda Wahyuni, Chairperson of Samarinda Healthy City Forum accepted the award on behalf of Samarinda City. Photo credit: Maria BoyadgisSamarinda City was recognized for its multisectoral approach to preventing violence and advancing gender equality. Responding to local evidence on violence against women and children, the city has positioned violence prevention as a public health priority, bringing together health services, schools, social welfare institutions, law enforcement, civil society and community leaders to strengthen prevention, reporting, survivor-centred support and legal protection. Through inclusive policies, community engagement and sustainable city financing, Samarinda has developed a locally owned and scalable model for creating safer, more equitable and inclusive urban communities.Singapore – Age-friendly cities: transforming systems to bridge generations for a healthier tomorrowDr Tan Weng Mooi, Director, Integrated Health Promotion, accepted the award on behalf of Singapore. Photo credit: Maria BoyadgisSingapore received recognition for its Healthy Precinct Framework, which translates national healthy ageing priorities into neighbourhood-level action. The initiative integrates preventive care, social support, service coordination and age-friendly environments while actively engaging older persons, caregivers and community organizations. Its expansion across multiple precincts demonstrates its scalability and long-term sustainability.WHO Regional Director’s Special AwardNational Forum for Indonesian Healthy Cities/Regencies (Indonesia)Ms Yuni Dwi Purwani, Secretary General of the National Forum for Indonesian Healthy Cities/Regencies, accepted the award on behalf of the National Forum. Photo credit: Maria BoyadgisThe WHO Regional Director's Special Award was presented to the National Forum for Indonesian Healthy Cities/Regencies (FKKSI) in recognition of its long-standing leadership in advancing the Healthy Cities movement across Indonesia. As a national platform bringing together local governments, communities, academia and civil society, FKKSI has played a critical role in promoting collaboration, capacity-building, knowledge exchange and advocacy. Its efforts have strengthened and institutionalized healthy urban development nationwide and established a model for multisectoral engagement in the Region. Healthy Cities for allThe 2026 Healthy Cities Recognition Awards highlight how cities can lead transformative action on health by addressing climate change, inequity, ageing, nutrition, mobility, social inclusion, violence prevention and the commercial determinants of health. The recognized initiatives demonstrate that local governments, communities and partners can work together to create healthier, safer and more resilient urban environments for everyone. As urban populations continue to grow across the Western Pacific Region, WHO remains committed to supporting cities in advancing health, equity and sustainable development through the Healthy Cities approach and the Alliance for Healthy Cities. ###Note to editorsSince 2004, the WHO Healthy Cities Recognition Awards have provided a platform for cities to share innovative and effective approaches to improving health and well-being. The awards recognize achievements in areas including climate resilience, healthy ageing, health equity, gender equality, tobacco and alcohol control, urban mobility, nutrition and data-driven governance. In 2026, more than 150 submissions were received from cities and local governments across the Western Pacific Region. The titles and affiliations of awardees are presented as they were at the time the photo was taken.______________For more information, or to arrange media interviews, contact: WHO Regional Office for the Western Pacific: wprocom@who.int
Trump to travel to Ohio to stump for Sen. Jon Husted as the Republican faces competitive challenge
President Donald Trump plans to visit Ohio on Saturday in support of Sen. Jon Husted as the Republican tries to fend off a competitive challenge from Democratic former Sen. Sherrod Brown.
Trump to travel to Ohio to stump for Sen. Jon Husted as the Republican faces competitive challenge
President Donald Trump plans to visit Ohio on Saturday in support of Sen. Jon Husted as the Republican tries to fend off a competitive challenge from Democratic former Sen. Sherrod
Trump to travel to Ohio to stump for Sen. Jon Husted as the Republican faces competitive challenge
President Donald Trump plans to visit Ohio on Saturday in support of Sen. Jon Husted as the Republican tries to fend off a competitive challenge from Democratic former Sen. Sherrod Brown.
Trump to travel to Ohio to stump for Sen. Jon Husted as the Republican faces competitive challenge
President Donald Trump plans to visit Ohio on Saturday in support of Sen. Jon Husted as the Republican tries to fend off a competitive challenge from Democratic former Sen. Sherrod Brown.
Trump to Travel to Ohio to Stump for Sen. Jon Husted as the Republican Faces Competitive Challenge
WASHINGTON (AP) — President Donald Trump plans to visit Ohio on Saturday in support of Sen. Jon Husted as the Republican tries to fend off a competitive challenge from Democratic former Sen. Sherrod Brown. The trip to Vandalia, just north of Dayton, is scheduled to come after stops in Oklahoma on ...
Report: Conference executives crafting ‘Plan B’ ahead of Protect College Sports Act vote
Monday evening, the U.S. Senate is expected to hold a full vote on the Protect College Sports Act. In the meantime, executives at the conference level are crafting “Plan B,” Yahoo! Sports’ Ross Dellenger reported. The plan would include parts of the bipartisan Senate bill, including a $48.8 million revenue-share cap, which would be a […]
Something for everyone at Remsen Barn Festival of the Arts
Fast approaching its 50th year, the annual Remsen Barn Festival of the Arts kept visitors engaged from Sept. 26-27 with food, crafts, music, and vendors from across the state.
Fetterman Says Democratic Senate Takeover Is Possible, Puts Off His Own Political Plans
Pennsylvania Sen. John Fetterman said Democrats could retake the Senate in the midterms, but he's holding off on his own political plans.
Presley Gerber’s ex says they’re ‘connected for life’ in emotional tribute 1 week after his death
Gerber, the only son of Cindy Crawford and Rande Gerber, died of a “suspected overdose” at age 27 on Sept. 20.
5 TV Shows To Watch If You Like The Dungeon Crawler Carl Books
Need something to watch while Dungeon Crawler Carl makes its way to Peacock? From death games to monster meals, these five shows have plenty to offer.
Bellamy 'hurting' as Denmark outclass Wales
Craig Bellamy says he is "hurting" on the back of Wales' 2-0 Nations League A defeat away to Denmark, but feels his side will continue to improve.
John Fetterman accidentally calls himself a 'lifelong Republican' at Texas Tribune Festival
John Fetterman accidentally called himself a "lifelong Republican" at the Texas Tribune Festival, sparking laughs before clarifying his Democratic ties.
Explore the highlights of Milan Fashion Week in photos
MILAN (AP) — Milan Fashion Week balanced legacy and reinvention as Italy’s leading fashion houses used expressive silhouettes, refined craftsmanship and evolving creative leadership to chart a path forward toward
Spacecraft burns up in atmosphere after failing to rescue NASA telescope
The robotic spacecraft that failed to rescue an aging NASA telescope has plunged back to Earth, disintegrating in the atmosphere, less than three months after launching on the bold mission.
Facing up to the threat that Reform poses to our democracy
Letters: Readers respond to an article by John Harris in which he urges Labour to offer hope and change
AG hopefuls Savit, Lloyd spar over Line 5, AI regulation in first debate
Republican Eaton County Prosecutor Doug Lloyd and Democratic Washtenaw County Prosecutor Eli Savit are running to succeed Attorney General Dana Nessel
England win series as Banton delivers on potential
Tom Banton delivers on all of his potential by crashing a brilliant first international century as England wrapped up their summer with an ODI series win over Sri Lanka.
Cook Political Report founder: House is a ‘done deal’ for Democrats, reclaiming Senate ‘very realistic’
Cook Political Report founder Charlie Cook on Sunday said that it has been a “done deal” conclusion that Democrats are likely to retake the House after the November midterm elections, w…
Richard Manoogian, longtime Masco chairman and DIA backer, dies at 90
The second-generation leader built Masco into a global home-improvement giant and left a large philanthropic mark on metro Detroit, especially in the arts.
Brokering a detente between business and Democrats in Olympia
Former Gov. Christine Gregoire and state Sen. Jamie Pedersen, both Democrats, have been at odds on tax policy. They may have found a stable middle ground.
Why a spacecraft exploring moons where life may thrive is zipping by Earth
Sent to determine what conditions hypothetical life would face deep in the solar system, “Juice” must first make two more passes of everyone’s favorite inhabited world.
Venus May Have Devoured Its Moon, Scientists Find
Scientists suggest that Venus did indeed once have a moon, which spiraled inwards until it crashed into the planet's surface.
Why letting Claude clean your TV's bloatware isn't the best idea
Don't let an AI bot potentially crash your TV.
'SNL's new cast members crash a K-Pop competition
Grace Reiter, Saidah Belo-Osagie debut on 'SNL', including a song with musical guest Katseye.
Sen. John Fetterman says it's "entirely possible" Democrats take back Senate, says "let's revisit after the midterm" on his plans
Democratic Sen. John Fetterman of Pennsylvania said that it's "entirely possible" his party wins control of the Senate in the midterm elections, while leaving the door open on his own political future.
Hackers crack PS3 bootloader, opening path to custom firmware on Slim and Super Slim consoles
PS3 researchers have recovered a real lv0ldr per-console body key by glitching the Cell processor's SPU, potentially opening a path toward full CFW on later Slim and Super Slim consoles.
This ancient fruit tree thrives with little water—and hides surprising health benefits - Futura-Sciences
An Overlooked Mediterranean Classic This fruit tree yields small “apples” that ripen from yellow to red in September, yet it’s been off the horticultural radar for a long time. That tree is the azarole (Crataegus azarolus), sometimes called the Spanish thorn or azarolier. Rare and seldom noticed, it’s high time...
Rogers Tries to Make El-Sayed’s Health Care Plan Scary
_Taylor, Michigan_HERE’S HOW YOU CAN TELL Mike Rogers is anxious to make up ground in the Michigan Senate race: He held a press conference on health care last weekend. Health care is usually a rough issue for Republicans, because voters associate the GOP with attacking cherished programs like Medicare and Medicaid that Democrats have historically supported. It’s a particularly difficult issue in this campaign, because a few months ago Donald Trump and the Republicans refused to extend temporary financial assistance in the Affordable Care Act. As a result of that decision, more than 20 million Americans faced higher insurance prices this year. That’s not a policy choice you want to be defending at a time when voters frequently cite the cost of health care as a top concern. Throw in the fact that Democratic nominee Abdul El-Sayed can draw on his credibility as a doctor and former public health director in Detroit, and it might seem like Rogers’s best bet would be to avoid health care altogether. But Rogers had his reasons to spotlight health care last Saturday. And they became apparent a few minutes before he spoke, when members of his campaign staff There’s a lot happening. Too much, some days. We can’t promise to have all the answers. But we can promise to keep asking the questions, following the facts, and figuring things out alongside people who care about where this country is headed. Read with us. Learn with us. And when it matters, stand with us. Join the side you’re already on. Join Bulwark+
Korea’s Democratic Party gets behind Lee as economic challenges test his politics of compromise
The leadership race of South Korea’s Democratic Party has strengthened President Lee’s position within the party, along with greater responsibility for his government’s policy record
Democrat José Javier Rodríguez launches 'Give 'Em Hell' statewide ad campaign in Florida AG race
The ad, released in both English and Spanish, centers on Rodríguez's background and career while sharply criticizing incumbent Republican Attorney General James Uthmeier.
Minecraft is getting its first new dimension in 14 years, and it's called The Sift
Mojang has announced The Sift, Minecraft's first new dimension in more than 14 years.
Canadian doctor cracks the ‘science of a healthy, happy retirement’ — and anyone can do it
While you might be focused on your financial portfolio, don’t forget to make contributions to your ‘life’ portfolio.
Democrats for office, Republicans for policy?
My prediction for this election: Voters will vote against … themselves. Voters will elect Democrats to run virtually everything — and then approve ballot measures telling those Democrats to stop doing virtually everything. Democrats for office. Limited government for policy. Colorado has reinvented ticket splitting without the inconvenience of electing Republicans. We used to split […]
Where Republicans are playing offense ahead of the midterms
The outcome of the 2026 election will be determined primarily by how well Republicans play defense across the growing list of GOP-held House and Senate seats Democrats are targeting. But the GOP is also hoping to play offense by flipping some House and Senate seats Democrats now control.
In California, IVF insurance haves and have-nots
Landmark legislation requiring large employers to cover infertility treatments went into effect at the beginning of the year. It’s changed lives and boosted clinic caseloads – and left the uninsured scrambling to afford care.
Democratic attorneys general work to Trump-proof election
Stepping in for a complacent Congress, Democratic attorneys general are ready to fight efforts to undermine or overturn the Nov. 3 election. "We need to stay vigilant," says Colorado's Phil Weiser.
Trump supercharged ICE. Now battleground candidates look for a message
Republican and Democratic congressional candidates are wrestling with how to talk about immigration. They consistently call for a strong U.S.-Mexico border but then diverge, with some calling for ICE to be abolished while others support President Trump's immigration crackdown.
These Democrats are running for Congress on Christian faith. Will it pay off?
It's rare for Democrats to make religion a centerpiece of their campaigns. But this midterm election cycle, a number of candidates for Congress are doing just that.
Trump supercharged ICE. Now battleground candidates are scrambling for a message
Republican and Democratic congressional candidates are wrestling with how to talk about immigration. They consistently call for a strong U.S.-Mexico border but then diverge, with some calling for ICE ...
Driver hospitalized after crashing into South Side business
Police say the building has been driven into multiple times in the past–in fact, a car drove into the same wall almost exactly a month ago on Aug. 28.
Inside Gophers coach P.J. Fleck’s ‘crazy’ moment after Washington win
SEATTLE — P.J. Fleck got a little carried away in the immediate on-field celebration after the Gophers’ 27-24 win over Washington on Saturday. Linebacker Maverick Baranowski had just sealed the win in the Big Ten opener with a final-play tackle on Huskies receiver Dezmen Roebuck at Husky Stadium. Roebuck’s cleat slid up into Baranowski’s helmet and bloodied his mouth. Fleck then hugged one of ...
‘She’s One of Us’: Mary Peltola’s Bumpy Rise to Political Power
Ms. Peltola, the Democratic Senate candidate in Alaska, has complicated politics: She is pro-gun, pro-oil and pro-gas — but also pro-environment and especially pro-fish.
ABS-CBN News
At the end of the day, it's all about entertainment, artistry, and love for the craft. 💅✨ The queens of Drag Race Philippines remind fans to just enjoy the show, feel the art, and let drag be drag....
8 more Bills vs. Chargers predictions, scores, odds for Week 3 game
Just one NFL expert thinks the Los Angeles Chargers can escape Sunday with a win against the Buffalo Bills.
Fetterman defends political identity, weighs potential role as 51st senator
Pennsylvania Sen. John Fetterman (D) defended his position as a Democrat on Saturday despite straying from the party on key issues — but refused to speculate how he would break ties if his party at…
Kings Sign Former National Champion Newton to Training Camp Deal
The Sacramento Kings signed former two-time National Championship winner Tristen Newton to a training camp deal on Saturday, adding another guard to the fray.
Canadian doctor cracks the ‘science of a healthy, happy retirement’ — and anyone can do it
While you might be focused on your financial portfolio, don’t forget to make contributions to your ‘life’ portfolio.
Sacramento Kings Player Profile: Ben Simmons
Taking a look at Sacramento Kings guard Ben Simmons ahead of the 2026 season.
House Democrats plan vast oversight of Trump administration. Impeachment is an option
“There is a cost to the American people of the out-of-control corruption,” said Democratic leader Hakeem Jeffries of New York, who is in line to become House speaker if Democrats win control at the Capitol.
'The players looked at me with such disgust'
Wales boss Craig Bellamy recalls his winning goal against Denmark in Copenhagen in 1998, which eased pressure on then manager Bobby Gould.
Bellamy eyes more history against wounded Denmark
Craig Bellamy reflects on his memorable moments against Denmark as his Wales side bid to topple the Danes in the Nations League on Sunday (17:00 BST).
David Jolly to national Democrats: Show me some money for governor's race
This week the national elections rating group Decision Desk HQ shifted the Florida governor’s race to a “Toss up,” saying Donalds has a 60% probability of winning, down from 68%.
Minecraft Is Getting A New Dimension Called The Sift In 2027
The Sift will first be released with Minecraft Dungeons 2 later this month before arriving in the base game.
How ex-staffers’ allegations of hostile behavior by Peltola might affect Alaska’s key U.S. Senate race
Alaska political commentators said in interviews that the accusations appear to have left many of Democrat Mary Peltola’s supporters unswayed as she seeks to unseat Republican Sen. Dan Sullivan.
Minecraft Dungeons II’s New Dimension Coming to Minecraft Java & Bedrock Edition
At Minecraft LIVE, Mojang announced that the first new dimension in 14 years - The Sift - will be coming to both Minecraft Dungeons II and Minecraft Java & Bedrock Edition. Learn more inside.
Sacramento Kings Player Profile: Keegan Murray
Taking a look at the player profile for Sacramento Kings forward Keegan Murray.
House Democrats plan vast oversight of Trump administration. Impeachment is an option
Rep. Jamie Raskin (D., Md.), who is in line to become the chairperson of the Judiciary Committee, characterized the issues involved as “gargantuan.”
Ocasio-Cortez downplays 2028 speculation, stresses 2026 elections
Rep. Alexandria Ocasio-Cortez said her focus is on helping Democrats win in 2026, downplaying speculation about a 2028 presidential bid.
Opinion | Genova: Three political platforms, three visions
American politics includes competing approaches to the economy, energy, immigration, abortion, taxation, transgender rights and the structure of our government. Comparing the published programs of the Democratic Socialists of America (DSA), the Democratic Party and...
Mental health screening: “We don’t want anybody to fall through the cracks”
LIBERTY — Just 10 minutes during fall semester makes a difference in the mental health of Liberty students. The school district, in partnership with the Rural Behavior Health Institute (RBHI) […]
Opinion: Liberal Democrats reflect profound political change in Britain
British politics today is fracturing into multiple parties, no longer 2 or even 3
Minecraft LIVE September 2026 Live Report — All the News as It Happens
It’s time for another Minecraft LIVE, and this one is expected to feature some big reveals as Mojang’s all-conquering sandbox game heads towards the end of 2026 and beyond. Check out out live report for everything announced.
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Find local prep and college sports scores online this weekend
Rogue Valley Times Sports Editor Kris Henry is on vacation. Find local prep and college scores online at www.osaa.org/activities/fall and www.souraiders.com. Sports coverage will resume online this coming week and […]