SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Riva " 4,067 found 🔀 AI-powered Shuffle
Voice of business: A strong chamber builds stronger businesses
A strong economy in the Dayton region doesn’t happen by accident. It requires private sector businesses to invest, leaders to collaborate, and organizations committed to building the conditions that allow
Cities and Schools Are Testing Wastewater for Illicit Drugs
The White House recently endorsed monitoring sewage for evidence of drug use. Critics fear such efforts could violate privacy and stigmatize neighborhoods.
Seahawks' Rival Announces Parting Shot After Blockbuster Trade
It appears that despite not being in the division anymore, one Seattle rival still wants to inflict pain on the franchise.
Where do Iran’s political factions stand on the US peace deal?
Iran's rival political camps are locking horns over a memorandum of understanding with the US.
Private clubs cost thousands to get in
If the walls of The Sloane Club could talk, they probably wouldn’t stop. The private members’ club, founded in 1922 by one of Queen Victoria’s daughters, has witnessed a great deal of history in London’s ritzy Chelsea district.
Finastra Sells Core Banking Business to Focus on Payments and Lending
Private capital asset manager Pollen Street plans to acquire Finastra’s global core banking software business, Universal Banking (UB), and support UB as
Four star edge rusher chooses Michigan over Penn State
Penn State misses out on top edge rusher Ifeanya Emedobi as he commits to Big Ten rival Michigan instead.
Judge rejects Biden's attempt to halt release of special counsel inquiry transcripts
U.S. District Judge Dabney Friedrich said in a ruling Friday that the public interest in the material outweighed whatever privacy rights Biden had.
Health care costs are a problem in Vermont. Private equity isn’t.
Limiting buyers for medical practices may instead strengthen large hospital systems.
SailGP’s New Zealand team sells majority stake to private equity firm MSP Sports Capital
New Zealand are the last of the 13 SailGP teams to secure private investment.
Binface, foxes and raving loonies: the UK’s proud history of costumed candidates
British love of silliness comes to the fore when politicians stand shoulder to shoulder with satirical rivals
‘Stranger Things,’ ‘Emily in Paris’ Outperform IP Rivals in Dentsu Fandom Intelligence Study
Streaming titles including “Stranger Things,” “Emily in Paris” and “Wednesday” outperform the average across all entertainment IP tested by 30% when it comes to converting fans into buyers, according ...
Colombia’s Right-Wing Offensive and the Politics of Order
Far-right millionaire Abelardo de la Espriella has a narrow lead ahead of Colombia’s election runoff. Left-wing rival Iván Cepeda speaks of the outgoing government’s achievements, but rising violence has made the campaign especially volatile.
Private equity has no place in health care
By Miah Ntepp Of all the financial pressures placed on working people in this country, the skyrocketing costs of health care rank near the top. As families struggle under the cuts to Medicaid made by the Trump administration, they are now facing yet another barrier to affordable health care: the increasing incidence of predatory private […]
ICO watchdog opens inquiry into cameras in mental health patients’ bedrooms
Exclusive: Oxevision system used by 40% of NHS mental health trusts being scrutinised by information commissioner over privacy concerns
Google Is Using Nvidia’s Playbook to Build a Rival AI Chip Business
Wielding its war chest to win data-center customers for its silicon, the world’s second-biggest company is taking a page from No. 1.
LSU football misses on five-star linebacker, Aggies beat Tigers
LSU football got a heat check on Thursday, missing on a five-star linebacker and losing out to a chief SEC rival.
California is getting ready to increase a health insurance tax. Will it affect your premium?
Private plans say they'll pass the cost to consumers — meaning families could pay $400 more a year to help keep Medi-Cal afloat.
Monroe County sheriff's employees indicted after inmate worked at private business
A Tennessee Comptroller's investigation has led to indictments against two Monroe County Sheriff's Department employees accused of using inmate labor for privat
Messi family gives health update on Leo's father, slams invasions of privacy
While the Messi family confirmed that the star player's father is in delicate health, they also slammed those spreading rumors about the situation.
Jason Stone Joins Tepper Sports & Entertainment as General Manager of Stadium & Venue Operations
Stone will join the organization on July 8, 2026, and oversee all stadium and venue operations for Carolina Panthers (NFL) games, Charlotte FC (MLS) matches and all other events at Bank of America Stadium, in addition to TSE’s broader portfolio of venues, including Atrium Health Performance Park and the Atrium Health Training Facility.
Arsenal Capital Partners Adds Max Schechter as Head of Industrial Growth Business Development
/PRNewswire/ -- Arsenal Capital Partners ("Arsenal"), a middle-market private equity firm specializing in building industrial growth and healthcare companies,...
Gabe Newell, founder of Bellevue’s Valve, buys $70.8M Florida mansion
The 20,000-square-foot house spans from the ocean to the Intracoastal Waterway, with a private dock and a tunnel leading directly from the house to the ocean shore.
GTA 6 Gameplay Leak Surfaces Ahead Of Trailer 3
Grand Theft Auto VI is closer to release than ever before, and the leaks continue to appear ahead of its arrival.
Waves of lawsuits and internet tracking: CIPA in the digital age
Small businesses are getting sued at an alarming rate for violating internet privacy laws, with one law firm fielding over 500 lawsuits alone citing the California Invasion of Privacy Act.
Microsoft Makes Big AI Inroads in China by Selling OpenAI Models
Microsoft Corp. has built a big business selling AI models to Chinese companies despite the growing rivalry between the US and China over artificial intelligence.
NASA Announces Public-Private Partnership to Advance Mars Science
NASA Wednesday announced a new public‑private partnership to advance Mars science by combining the agency’s scientific leadership with commercial innovation.
Trump switches support in Oklahoma congressional race as formerly endorsed pastor candidate suspends campaign
Trump withdrew his endorsement of Oklahoma GOP congressional candidate and pastor Jackson Lahmeyer to back rival Mark Tedford in a dramatic 2026 midterm reversal.
Anthropic CEO Dario Amodei throws shade at Sam Altman
Anthropic CEO Dario Amodei, who famously left OpenAI in 2020, says he's "at peace" on where things stand with his chief AI rival.
What 70 Years In Business Has Taught Us About Leadership
This year, 84 Lumber celebrates 70 years in business. For a privately held company, reaching that milestone is rare.
Starmer warns against ‘looking backwards’ to Brexit after rivals back UK’s return to EU
Speaking at the G7 summit, prime minister says he stands by Labour’s manifesto pledge not to rejoin bloc
From The Sports Desk: Messi’s hat trick caps day of stars
On Wednesday, England and Croatia renew their rivalry.
In private speech, Blanche tried to mend fences with critical conservative activist
At President Donald Trump’s Miami hotel, acting Attorney General Todd Blanche recently tried to smooth things over with a conservative watchdog group whose anger at the Trump administration was building on multiple fronts.
Dorian TV Awards nominations: ‘Heated Rivalry,’ ‘Hacks,’ ‘Pluribus,’ ‘The Pitt’ lead the way for queer-themed shows
Now in its 17th year, the Dorian TV Awards are voted on by GALECA: The Society of LGBTQ Entertainment Critics.
Our View: Don’t settle public business in private
Lowndes County Supervisors and the Columbus City Council are set to meet Friday in an attempt to settle a months-long dispute over $455,000 in jail and emergency services bills the city has declined to pay.
Samsung Galaxy XR Arrives in the UK
Available now for pre-order, Galaxy XR will launch from 8th July, marking the arrival of Samsung’s first extended reality device in the UK, powered by Android XR
Marvel Rivals - The Super Hero Team-based PVP Shooter
Play for free Now!! Get ready to Ignite the Battle with Marvel Rivals!
Governor Sherrill Secures SBA Economic Injury Disaster Assistance for Businesses and Nonprofits Affected by Belleville Fire
FOR IMMEDIATE RELEASE June 17, 2026 Governor Sherrill Secures SBA Economic Injury Disaster Assistance for Businesses and Nonprofits Affected by Belleville Fire Business Recovery Center Opened June 16 in Belleville TRENTON – Small businesses and private nonprofit organizations affected by the devastating May 3, 2026 fire in Belleville Township may now apply[...]
Tampa Sports Authority rejects local attorney's claims of conflict of interest
The agency's counsel said the accused members would not see "private gain or loss” if a Rays' stadium was near their properties. Tampa resident Jared Willis, who made the allegations, vowed to press on.
Steam Machine Performance Benchmark Leak Signals Approaching Launch
Since the news broke that the Valve Steam Machine would be delayed, there have been countless conversations online about how the Steam Machine would be dead on arrival because of its expected pricing and aging internals—a six-core Zen 4 CPU and a Radeon Navi 33 GPU with 8 GB of VRAM—but a recent set...
Democratic socialist Janeese Lewis George opens up lead in Washington, D.C., mayoral primary
Lewis George, a member of the city council, has a significant edge over her nearest rival, Kenyan McDuffie, with about two-thirds of the vote counted and the race too early to call.
Major private payer encouraging employees to leave willingly
The largest Medicaid-specialized managed care organization in the U.S. is offering buyout packages to most of its 60,000 or so staff workers.
Apple plans to change its Hide My Email privacy feature that could make it less effective
In the coming weeks, Apple will move anonymously generated emails addresses to a different domain.
Pizza Hut bought by private equity firm that owns 24 Hour Fitness
P.E. firms have bought up restaurant chains in recent years, but they have a mixed track record when it comes to turning them around.
Wear OS 7 drops today with Live Updates, Gemini, and more
The launch of Wear OS 7 is upon us as Google officially announces the arrival of its smartwatch platform's latest update, bringing in a handful of
Apple’s First 1.4nm Chipset, The A22 Pro, Could Be Powering iPhones In Just A Couple Of Years
The A22 Pro could be Apple’s first 1.4nm chipset, and the surprising bit about this rumor is that we might not have to wait too long for its arrival
Pizza Hut Sold to Two Firms for $2.7 Billion
Yum China will acquire Pizza Hut’s locations in mainland China. The private equity firm LongRange Capital will buy its locations in the United States and elsewhere.
Sabres announce details for NHL Draft Fan Fest on June 26 and 27
Fan Fest will include a red carpet arrival prior to Round 1 along with entertainment and hockey-themed activities.
Insta360 Luna Ultra review: Let the gimbal camera wars begin
Insta360's first gimbal camera is a high-powered Osmo Pocket rival that you can actually buy.
Yankees Rivalry Roundup: Dodgers best Rays on late blast
The Yankees had one opponent of note playing on Monday, and the result was quite favorable.
Walker Sands acquires Atlanta-based consulting firm
The private equity infusion is being felt in another corner of professional services.
Why knowing who studies social science and humanities matters
In an increasingly financially constrained higher education system social science and humanities disciplines find themselves under increasing pressure. Discussing the British Academy’s new Who studies SHAPE dashboard, Almendra Guzman Rivas shows how better understanding student demographics and regional variation in provision intersect is key to framing debates about the future of social science and humanities.
United States Announces U.S. Government Members of the U.S.-Uzbekistan Business and Investment Council
United States Announces U.S. Government Members of the U.S.-Uzbekistan Business and Investment Council Press Release June 16, 2026 Today, at the fifth annual Tashkent International Investment Forum (TIIF 2026), the United States announced the following inaugural members of the U.S.-Uzbekistan Business and Investment Council: U.S. International Development Finance Corporation (DFC) Vice President Bethany Aquilina Brez Export-Import Bank of the United States (EXIM) Senior Vice President Sarah Witten Assistant Secretary of Commerce, David Fogel Assistant Secretary of State for Economic, Energy, and Business Affairs, Caleb Orr U.S. Ambassador to Uzbekistan, Jonathan Henick Launched in Washington, D.C., in April 2026, the U.S.-Uzbekistan Business and Investment Council serves as the premier bilateral platform to accelerate trade and catalyze private sector investment between the United States and Uzbekistan. The Council is Co-Chaired by Special Envoy for South and Central Asia, Ambassador Sergio Gor and Saida Mirziyoyeva, Head of the Administration of the President of the Republic of Uzbekistan. The Council gives American businesses direct access to U.S. government financing, trade promotion, and market development tools to execute large-scale projects in Uzbekistan. Uzbekistan holds significant reserves of critical minerals essential to U.S. technology, defense, and energy sectors. The Council provides a direct mechanism to advance U.S. access to these resources through transparent, mutually beneficial partnerships. Through their participation, the American members of the Council will deepen the institutional framework for American commercial engagement in Uzbekistan.
Lockton appoints Stéphane Lespérance as CEO of its Canadian Business
/PRNewswire/ -- Lockton, the world's largest privately held independent insurance brokerage, today announced the strategic appointment of industry veteran...
The darts business scores with the Luke Littler effect
A cottage industry run by family companies is attracting private equity as it expands globally
Sign in with Apple and Hide My Email are getting a new shared email domain
Apple announced today that it will soon use a single shared domain for private email addresses generated by Sign in with Apple and iCloud+ Hide My Email.
Palmetto Sports Daily: Hurricanes win Stanley Cup, USC-Coastal baseball rivalry brewing?
More on the Carolina Hurricanes' Stanley Cup win and a new rivalry possibly brewing in college baseball.
Apple to Unify Sign in With Apple and Hide My Email on One Domain
Apple is planning to unify the email domains used by Sign in with Apple and iCloud+ Hide My Email under a single private.icloud.com domain. Addresses generated for both features will be issued on the new domain, Apple says. Sign in with Apple addresses currently use the privaterelay.appleid.com domain, while iCloud+ uses icloud.com. Later this summer, both will use the same private.icloud.com domain.
Epstein survivors push Comer to investigate potential leads from DOJ’s files in private meeting
In a private meeting last week, a group of survivors of Jeffrey Epstein’s abuse and family members of the late Virginia Giuffre pointed House Oversight Chair James Comer to allegations from the Justice Department’s Epstein files to further investigate, arguing that acting Attorney General Todd Blanche’s suggestion there were no more leads to pursue in the case is not true.
California Gov. Gavin Newsom says Trump's Justice Department is investigating him and his wife
California Gov. Gavin Newsom, a Democrat and longtime political rival of Republican President Donald Trump, said Monday the president ordered the Justice Department to investigate him and his wife.
Blizzard sues private World of Warcraft server for "large-scale, egregious, and ongoing infringement of Blizzard's intellectual property"
Blizzard has filed a copyright lawsuit against the private World of Warcraft server project, Project Ascension.
Wichita Falls board to tackle business prospects behind closed doors
The Wichita Falls Economic Development Corporation meets Thursday to discuss property deals and business incentives in private.
Yankees Rivalry Roundup: Rays keep pace, M’s get shelled
Tampa wins another one while Washington trounced Seattle
Robert De Niro's message for Donald Trump on his 80th birthday: 'Shut the f--- up'
As the president was hanging with UFC fighters at the White House on his 80th birthday, Robert De Niro delivered a fiery anti-Trump speech, declaring that he wants to "love my country again."
Ericsson Private 5G now available for Verizon Business private networks internationally
/PRNewswire/ -- Ericsson announced today its private wireless networking solution, Ericsson Private 5G, is now available through Verizon Business private...
Sleep deprivation linked to mental health problems in adolescents
Insufficient sleep, particularly among adolescents, has been identified as a public health epidemic. WEMU’s Caroline MacGregor reports.
Samsung's iPhone Ultra rival reportedly more crease-free than the Galaxy Z Fold8 Ultra thanks to thicker UTG
An industry report from South Korea suggests a significant difference between the more compact and wider Galaxy Z Fold 8 on the one hand, and the "Ultra" version of the classic foldable form factor on the other. According to the report, the wider iPhone Ultra competitor from South Korea appears to be significantly less prone to creases than the Galaxy Z Fold 8 Ultra.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Samsung Galaxy S27 and Xiaomi 18 spotted: Major Leica camera lineup changes expected
Months before launch, early traces of two of next year's likely most important camera flagship rivals have appeared in databases. Model numbers have been discovered for both the Samsung Galaxy S27 and an initial Xiaomi 18 model, with major changes to the lineup becoming apparent for the latter in particular.
Yankees Rivalry Roundup: Angels stifle Tampa; Skubal returns from injury
The Angels blew out Tampa to hand first place in the East back to New York.
Windows 11 users say Microsoft account requirements are creeping into everything and they are tired of it
A Reddit discussion about local accounts turns into a bigger debate over privacy, transparency, and user control on Windows 11.
Spielberg’s new alien movie asks: Who gets to decide the truth?
In 1977, Steven Spielberg’s "Close Encounters of the Third Kind" imagined contact with aliens as an event inspiring awe. Five years later, "E.T. the Extra-Terrestrial" envisioned another arrival as a
James Uthmeier backs Scott Singer in crowded CD 25 Republican primary
The Attorney General's nod hands Singer a statewide ally as he competes with a field of GOP rivals.
Georgia Bulldogs flip 4-star OT from SEC rival
The Georgia Bulldogs have successfully flipped 4-star OT Kennedee Jackson from the Florida Gators in the 2027 class.
Yankees Rivalry Roundup: Rays can’t come back against Angels
A look at the action around the American League on June 12th.
Blizzard Sues To Take Down Another Private World of Warcraft Server, Project Ascension
Blizzard shut down a different, popular player-run server, Turtle Wow, in April
Overnight trains in the US and Europe: Amtrak bedroom vs. Nightjet
I took overnight train journeys in the US and Europe, booking private cabins on both rides. They varied in price and experience.
Flying taxis are racing to carry passengers: I've seen all 3 rivals.
US aerospace startups Joby, Archer, and Beta are in a high-stakes race to bring the "Jetsons'" dream of flying cars to life. Here's how they compare.
Top 2027 high school football prospects in Pennsylvania
Pennsylvania has long been an under-the-radar hotspot for high school football talent, and the 2027 class might be its best in recent memory. This year’s crop features three five-star prospects in the Rivals Industry Ranking — tied with California and just one behind Florida. The class isn’t just top-heavy, though. Twelve players in the state […]
Private health insurance rates may rise in California as lawmakers move forward with tax proposal
Private health insurance rates in California may rise next year as state lawmakers and the governor move forward with a plan to increase what's known as the state's managed care organization tax.
T-Mobile users are twice as well off as those of AT&T and Verizon, but not for long
T-Mobile's early decisions give it a comfortable lead over rivals.
Pride Local Business Spotlight
Inclusion, acceptance, and kindness should be part of our daily lives—regardless of age, gender, race, or identity. That’s why each June, Utah Soccer proudly celebrates Pride Month, honoring the LGBTQ+ community and the countless contributions its members make to our culture and communities. This month, we’re shining a spotlight on
Prolific food and business reporter Katie Taranto leaving ARLnow after two years
After two years of connecting with local businesses, exploring Arlington's wide-ranging food scene and satisfying residents' questions and curiosity, reporter Katie Taranto is leaving ARLnow. Taranto, who is departing to cover federal climate policy at the trade publication Inside EPA, wrote prolifically about the arrival and departure of countless restaurants and retailers in Arlington, while
Dolphins 90 in 90: Cam Miller looking for QB3 role
Can Cam Miller hold off a former rival quarterback and force the Dolphins to keep three passers on the roster?
Cuba opens more sectors to private business
Cuban President Miguel Diaz-Canel on Friday announced greater freedoms for small businesses across the country, as the communist government takes steps to liberalize the island's economy in the face o...
College Sports PE Takes Next Step With $100M+ Utah-Otro Deal
Private equity firm Otro Capital is investing at least $100 million into a new company that encompasses most sports revenue at the University of Utah.
'The Only Way to Keep Bungie Alive Is to Support Marathon,' Ex-Destiny Community Manager Says
As Destiny 2 fans mourn the game's final update, Bungie's former community manager has blasted players fixated on comparing its player count with fledgling extraction shooter Marathon — and said that the company's current issues began long before its arrival, as well as Sony's acquisition.
Utah finalizes college sports’ first single-school private equity deal, sets up new commercial entity
AD Mark Harlan said he was “very comfortable” with the governance structure and steps the Utes have taken to protect themselves financially.
'Heated Rivalry' tops Television Critics Awards nominations — and, yes, its leading men are going head to head
'Heated Rivalry' leads the 2026 TCA Awards nominations with dueling bids for Connor Storrie and Hudson Williams. See the full list.
Hundreds of nurses vote to unionize at SSM Health St. Mary's Hospital in Madison
Hundreds of nurses at SSM Health St. Mary’s Hospital in Madison voted to form a union in what the Service Employees International Union is calling "the largest private sector union election in recent Wisconsin history.”
RPG Maker forum users are racing to archive almost 15 years of valuable resources, as game engine maker announces impending move
With a transition to a new forum planned, years of posts, private messages, and accounts will all be wiped this December.
Could a Moneyball-inspired business fund help WNC recover from Helene?
Hoping to find undervalued small businesses, Optimist Ventures is aiming to grow Helene-impacted businesses through public and private investment.
‘Hands Off Our NHS’: Anti-Palantir Protests Break Out in UK Over Deal With National Health Service
Crowding the gates of a major health care conference, protesters called for Palantir to be booted out of the UK’s National Health Service over privacy concerns and political grievances.
Virginia’s New Business Screening Services Program: Key Compliance Obligations
Virginia is implementing a new Business Screening Services (BSS) program that will significantly change how private background screening companies handle
Elisabeth Hasselbeck jumps from 'The View' to rival daytime talk show
Elisabeth Hasselbeck has landed a new daytime TV hosting gig after returning to 'The View' earlier this year, as she heads to 'CBS Mornings' under the controversial leadership of Bari Weiss.
Exclusive | Waymo Readies First National Ads as Rivals and Critics Proliferate
Alphabet’s driverless car service seizes the World Cup stage to try to humanize its technology.
Dems press DOD, DOJ on criminals ending up with Army munitions
The Lake City Army Ammunition Plant, located near Kansas City, Missouri, is a government-owned but privately operated factory
Michigan Blue Cross to limit mental health benefit. Will thousands lose care?
Beginning March 1, Blue Cross Blue Shield of Michigan will no longer pay for counseling services provided in a private office by limited license providers.