SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Continue " 4,644 found 🔀 AI-powered Shuffle
Week in politics: continued negotiations with Iran; G7 summit; Reflecting Pool issues
There continues to be uncertainty over negotiations. At the same time, the Trump administration continues to aggravate allies.
Colombia's presidential runoff election will decide how the country continues to tackle drug trafficking
As Colombia's government makes modest gains in disarming guerrillas, voters head to a runoff where the frontrunner vows to abandon peace talks and escalate a hardline war on drug traffickers.
2026 Season Opener Countdown: 84 Days Remaining
We continue our countdown to the Panthers opening the 2026 season against the Chicago Bears
Should You Buy A PlayStation 5 Now Or Wait For The PS6?
Sony will likely continue supporting the PlayStation 5 well after its next console is released, so there's no real reason to wait for a PlayStation 6.
Lions safeties coach updates Kerby Joseph's practice regimen
As Kerby Joseph continues to rehab from his problematic knee issues, the Detroit Lions spoke on the former All-Pro safety's offseason practice status.
Young men are flocking to a Florida campaign shaking up Republicans
Conservative investor James Fishback continues to draw fervent, youthful crowds on colleges campuses. But he has rankled the GOP elite.
Brewers' Kyle Harrison: Continues strong campaign
Brewers' Kyle Harrison: Continues strong campaign
Bigger, fewer, tougher: the new era of China-US biotech partnerships
China’s biotech boom continues to attract Western drug makers even as Washington expands investment and technology controls.
Wilton Simpson continues adding to re-election war chest despite weak competition
The egg farmer from Trilby flipped FDACS from blue to red four years ago.
Letters to Sports: Dodgers continue to cover their bases
Readers of the Los Angeles Times Sports section give their thoughts on the Dodgers, World Cup soccer, Victor Wembanyama and Lawrence Tanter.
Letters to Sports: Dodgers continue to cover their bases
Readers of the Los Angeles Times Sports section give their thoughts on the Dodgers, World Cup soccer, Victor Wembanyama and Lawrence Tanter.
Forwards Kluge And Gabel Re-Join The Boston Fleet
The Boston Fleet continue to bolster their forward group re-signing Laura Kluge and Loren Gabel during free agency.
Android 17 woes continue with Pixel users losing 5G connectivity
Users say they found a fix, and it's relatively simple to do.
2026 Season Opener Countdown: 85 Days Remaining
We continue our countdown to the Panthers opening the 2026 season against the Chicago Bears
Kentucky Wildcats News: Tyler Fryman Watch
Good morning, BBN! Kentucky Football’s final weekend of official visits is underway, and while the Wildcats have a loaded group of prospects on campus, one visitor stands out above the rest: in-state wide receiver Tyler Fryman. The Fort Mitchell (Ky.) Beechwood standout is someone Kentucky continues to heavily recruit and looks like the team to […]
Sean Payton pointed to margins when asked about roster consistency
“When you just look at the way these games are finishing, a record number of three-point games last year. A record number of lead changes in the postseason. The margins each year continue to just get a little bit closer.”
World Cup crowds have San Jose businesses bringing in more staff and alcohol
San Pedro Square in downtown San Jose has continued to see enormous crowds day after day for World Cup watch parties.
Noussair Mazraoui: United ace inspires hard-fought World Cup win
Manchester United full-back Noussair Mazraoui continued his impressive run at the FIFA World Cup with another fine showing against Scotland. The Moroccan was an integral part of the African nation’s...
The UMN, M Physicians and Fairview Health Services reach finalized healthcare agreement
On June 12, the University of Minnesota’s Board of Regents voted unanimously in collaboration with other governing bodies to approve a new 10-year agreement between the University, M Physicians and Fairview Health Services, a partnership that will continue to support healthcare services and investments across the state. With the current agreement scheduled to expire at...
NY-12 candidates make last push for early votes
Early voting continues through Sunday. Primary Day is Tuesday, June 23.
AMC Entertainment (AMC) Is Up 24.1% After Record May Attendance And $150 Million Equity Sale - Has The Bull Case Changed?
Earlier in June 2026, AMC Entertainment Holdings completed a US$150,000,000 at-the-market equity offering, issuing roughly 105,300,000 new common shares across multiple tranches priced between about US$1.03 and US$1.50. This fundraising comes as AMC reports record May attendance of 25.5 million guests, its strongest May since 2019, highlighting a recovering box office alongside continued reliance on equity issuance to support its balance sheet. Next, we’ll examine how record May attendance...
Drought drops Smith Mountain Lake 5 feet, forcing boaters and businesses to adapt
Water levels at Smith Mountain Lake are about five feet below normal, forcing lakefront businesses and boat operators to adjust as the drought continues.
Israel Is Likely to Continue Attacks in Lebanon, U.S. Intelligence Concludes
The new cease-fire between the United States and Iran calls for an end to fighting in Lebanon, but U.S. intelligence officials do not expect Israel to halt its strikes on Hezbollah.
Teti identified as Milan’s latest option for sporting director
Milan’s hunt for a senior management team continues and the latest reports claim that Domenico Teti is the latest name under consideration for the role of sporting director in San Siro.Teti the late...
Star Drive-In announces business is buying the property and will continue
Taunton's Star Drive-In will be staying open for years to come.That's after the business owner announced on social media that they are buying the property.That
The MacRumors Show: Hands-On With iOS 27, Brutal watchOS 27 Cuts, and More
On this week's episode of The MacRumors Show, we continue unpacking WWDC 2026 and take a closer look at iOS 27, macOS Golden Gate, and Apple's other new software updates coming this fall. Subscribe to The MacRumors Show YouTube channel for more videos iOS 27 supports the same iPhones as iOS 26, including the iPhone 11 and second-generation iPhone SE, giving the update the widest device compatibility of any iOS release to date.
Legionnaires’ disease outbreak in Philadelphia in 1976 was mysterious and deadly – 50 years later, scientists know the cause but outbreaks continue
The source was a newly discovered bacterium called Legionella pneumophila that can thrive in household pipes, whirlpools, cooling units and outdoor fountains.
Report: PlayStation changed first-party single-player PC strategy due to lack of revenue
But CEO Hideaki Nishino has confirmed that live-service titles will continue to come to the platform
Local business celebrates 100 years in Jackson
Irby and Sonepar officials said the next hundred years will bring continued growth — with plans to push into new markets around the globe.
Royals take series opener as offense continues to surge
But Bobby Witt Jr. leaves early with right knee discomfort
Palmetto Sports Daily: Riverdogs clinch 1st half championship, Fan Fest continues in Atlanta
The crew discusses the Charleston Riverdogs clinching the Single-A 1st half championship, and Fan Fest continues in Atlanta.
Sony drops “PC”, adds “AI” to official PlayStation business strategy summary
Sony had made some conspicuous edits and updates to its description of PlayStation’s “business environment and strategy,” in a new annual report filed to the U.S. Securities and Exchange Commission today. These changes are part of a 379-word overview of Sony’s strategy for its Game & Network Services (G&NS) division, which is another name for PlayStation. The chunk about PlayStation strategy is part of a voluminous financial report filed by Sony each June. This year’s is 229 pages long. Differences to any part of the filing—word changes made from year to year, as Sony provides a breakdown of its business for investors—can be illuminating. For example: A line from 2025 about how the PlayStation team “aims to achieve sustainable and profitable business growth” has been changed in the 2026 version to “aims to achieve sustainable business growth.” Notice which word they cut? That’s a pretty clear tell about how Sony expects its profit margins to be squeezed this year, due to rising chip costs for its hardware, among other things. A line from 2025 that stated “Sony plans to continue its efforts to deploy its first-party titles to multiple platforms such as PC” had been cut from the 2026 version. That appears to be Sony’s admission by omission that it has backed off releasing its biggest games on PC. Bloomberg’s Jason Schreier reported in March and again in May that Sony’s big single-player marquee games are no longer planned for time-delayed release on PC.1 A whole new chunk has also been added about how “Sony is utilizing AI to unleash the creativity of studios and further enhance the PlayStation experience.” A full breakdown of the changes made from the 2025 version to the 2026 version is below. I’ve redlined them for you…
Big Ten, SEC commissioners ripped by key senator for continued opposition to Protect College Sports Act — 'People have to wake up'
Former Jets continue following Robert Saleh to the Titans
Another former Jets player has joined the Titans.
Google Health returns 'Hourly Activity' in June, tosses in extra for Android
The app continues to get polished in ways users might find useful.
Protect College Sports Act passes Senate committee amid continued Big Ten, SEC opposition
The next step for the bipartisan college sports bill would be a vote on the Senate floor
Google Health 5.02 rolling out with return of naps, Hourly activity, & more
Google Health’s work to address issues and make improvements to the redesigned Android and iOS app continues today with version 5.02.
The Knicks snapped their 53-year title drought. For the NYC area's other teams, the anguish continues.
The Knicks' NBA championship was vitally important because it marked the first title for a major North American sports league franchise based in the New York City area in 14 years.
Known Agenda Sold To Stand In Uruguay
Known Agenda, a Grade 1 winner and young sire, has been sold to continue his stud career at Haras La Peregrina in Maldonado, Uruguay, BloodHorse reports. The 8-year-old son of Curlin leaves Spendthrift Farm in Kentucky, where he began his stud career in 2022. Known Agenda's first foals are ...
Evonik to Cut 3,200 Jobs, Discontinue Polyester Unit as Part of Restructuring Plan
The specialty-chemicals company said the job cuts would be phased in from 2027 through the end of 2029, and would include 2,150 positions in Germany.
GTA 6 Gameplay Leak Surfaces Ahead Of Trailer 3
Grand Theft Auto VI is closer to release than ever before, and the leaks continue to appear ahead of its arrival.
Germany's foreign minister: 'European unity is decisive'
German Foreign Minister Johann Wadephul, in an interview with DW, underscores the trans-Atlantic partnership, close cooperation with Poland, continued support for Ukraine and European unity.
El Niño Is Underway
Satellite observations of sea surface height indicated that the 2026 event continued to strengthen in early June.
Garden Grove businesses continue to deal with fallout from GKN Aerospace chemical leak
'Relief' for small businesses after St. Petersburg city council rejects parking changes
Parking continues to be a problem in St. Petersburg, especially in neighborhoods with popular restaurants and businesses. City leaders voted down a proposal that would have allowed specific neighborhoods outside of downtown to establish resident-only parking zones.
India (W) play Uruguay in hockey Nations Cup, Macau Open, Boxing WC Stage 2 continue: Indian Sports LIVE, June 18
Here are all the updates from Indian sports on June 18, 2026.
Gemini for Android using Bubbles to let you multitask & continue chats
After adding Dynamic Color earlier this month, the Gemini overlay on Android is now using Bubbles to help keep track of conversations.
Researchers discover 500 hidden earthquakes beneath Antarctica: 'Improve our understanding of possible futures'
“As machine-learning tools continue to improve, they could reveal that deep, continental-interior earthquakes are more common than currently recognized.”
Agrivoltaics could help Va. farmers stay in business, power electric grid
Virginia is hoping that the concept of agrivoltaics will help farmers continue to produce crops while also helping produce solar energy.
The chaos continues
We’re kicking off weeks of chaotic summer fun as we tackle two community challenges, do battle in multiplayer experiences, play with friends with Parties (beta), get more for less in Marketplace’s Summer Sale, and more!
SanDisk announces $3000 PS5 SSD as component pricing surge continues
$2960 plus tax, to be exact.
Explore the Science of Summer
School is out, but learning continues. We have resources to help! Explore the science behind some of your favorite summer activities.
MLB starting pitcher power rankings entering week 13
MLB has completed the first 12 weeks of the 2026 season. Specific players have continued producing great numbers, while a handful are missing time due to injury. Now is the time when player production starts garnering attention for All-Star rosters.…
MISMO Updates Business Glossary To Support AI, eMortgages
MISMO has released an updated version of its Business Glossary, expanding standardized definitions across key areas of mortgage lending as the industry continue
Britain’s Finance Chief Confronts the Political Challenges of Fiscal Stability
Rachel Reeves came into office promising to adhere to strict rules on spending and borrowing. Two years later, a special election could determine if she will continue in her role.
NFL, NBA unions applaud efforts on bill designed to fix college sports in letter obtained by the AP
The NFL Players Association and National Basketball Players Association teamed up on letter to leaders of the Senate Commerce Committee, applauding their efforts on a recently introduced Senate bill designed to fix college sports. The unions wrote that they support the bill for provisions that guarantee NIL rights and provide medical and healthcare benefits. “We encourage continued meaningful stakeholder engagement and negotiations to further strengthen the bill as it moves through Congress to ensure college athletes are protected and empowered,” read the letter addressed to Sen. Ted Cruz, R-Texas, and Sen. Maria Cantwell, D-Wash.
The Courtroom Battle Over Baby Formula Isn’t About Science
A jury in a Cook County, Illinois, court awarded families $70 million in April after concluding that infant formula caused a devastating illness in premature babies. However, that conclusion hinged on a scientific theory that lacks validated evidence. While the U.S. Food and Drug Administration said its recent study of chemical contamination in infant formula produced by Abbott Laboratories … Continue reading "The Courtroom Battle Over Baby Formula Isn’t About Science"
Why the Vikings Quarterback Competition Could Backfire
The Minnesota Vikings concluded their mandatory minicamp last week, but Kevin O’Connell said the starting quarterback competition between Kyler Murray and J.J. McCarthy would continue into training camp. Just how long into training camp it would continue was a little vague. Equally ambiguous was O’Connell’s explanation about how snaps may be divided between the two […]
Mamdani's affordability problem worsens as NYC business leaders blast his housing plan
‘The Big Money Show’ discusses Manhattan's median rent, which climbed to a record $5,125 in May, up 7% from a year ago, raising new questions about affordability as demand continues to outpace housing supply across New York City.
Fund honoring late meteorologist to assist in global student experience
Jenni Evans, a world-renowned meteorologist whose research transformed the scientific understanding of tropical cyclones and strengthened storm forecasting worldwide, considered her students’ success her proudest accomplishment. The newly established Jenni Evans Fund in the Department of Meteorology and Atmospheric Science will ensure that those successes continue in perpetuity.
Kate Beckinsale Signs With Strand Entertainment (EXCLUSIVE)
Actress Kate Beckinsale has inked with Strand Entertainment for management. She continues to be represented by Kleinberg Lange.
Local lawmakers ask small business admin for Tijuana River Valley support
Members of San Diego's congressional delegation Monday called on the U.S. Small Business Administration to continue to support small businesses impacted by Tijuana River Valley pollution.
Dodgers continue run against overperforming teams
Coming off a couple of good games, Mookie Betts wants to build momentum facing a pitcher he’s struggled heavily against
“The Big Bang Theory ”cast: See Jim Parsons, Kaley Cuoco, and their brainy costars, then and now
The stars have continued to make waves in film, television, and theater — among other career milestones.
US emergency oil stockpile tumbles to lowest since the Reagan administration
The amount of oil in the US Strategic Petroleum Reserve plunged last week to the lowest level since 1983 as the Trump administration continues to deploy emergency oil to minimize the damage from the war with Iran.
As Civilization 7's lengthy revitalisation continues, much-requested hotseat multiplayer is one of several new features arriving next week
Almost 18 months after Civilization 7's bumpy launch, Firaxis' slow and steady course correction is set to continue with the launch of another major update.
Xbox turmoil continues with a studio closure and executive departures
More big changes under Asha Sharma’s leadership.
How the Supreme Court's abortion decision is reshaping US politics
A new book offers in-depth analysis of the impact Dobbs continues to have on voters and public attitudes toward political institutions.
Xbox Game Studios Chief Reportedly Steps Down As Layoffs Loom
Things continue to look grim for Xbox as layoffs loom and Craig Duncan steps down.
Mayor’s Office Still Working on Criteria for Nashville Legacy Business Grants
Mayor Freddie O'Connell's office continues to develop a legacy business fund to offset rising property tax payments for small businesses in Nashville.
2026 Season Opener Countdown: 90 Days Remaining
We continue our countdown to the Panthers opening the 2026 season against the Chicago Bears
Health concerns linger as debris remains in Tracy neighborhoods after warehouse fire
County officials say environmental testing is underway as residents continue finding debris and wait for answers about potential health impacts.
Vedanta Chair Confident About Dividends, Focused on Growth as Indian Conglomerate Splits Up
The founder of Indian conglomerate Vedanta said he is confident of continued dividends even as the company breaks up to pursue ambitious growth plans in a bet on booming commodities demand locally.
'Disclosure Day' lands out-of-this-world opening weekend with $93 million at global box office
Steven Spielberg's alien oddity 'Disclosure Day' conquered the world this weekend with a $93 million gross, while the ultra low-budget horror 'Obsession' continues to surge in its fifth weekend in theaters.
Americans are living longer, increasing the need of geriatricians. Does Louisiana have enough?
As the baby boomer generation reaches older adulthood and average lifespans continue to increase, the number of geriatricians needed to meet demand is also rising. Here's where the data currently stands in each state.
Costco Wholesale Corporation (COST) Shows How Digitally Enabled Sales Are Outrunning Its Core Business
Costco Wholesale Corporation (NASDAQ:COST) is one of the best e-commerce stocks to buy as global sales hit records. The company is best known for its warehouse-club model, but its online and digitally enabled sales continue to grow at a faster pace than the broader business. On June 3, Costco reported net sales of $24.01 billion […]
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Seth Rogen recalls filming 'The Studio' after Catherine O'Hara died: 'We didn't know what to do'
Seth Rogen says 'Studio' cast and crew continued filming after learning of Catherine O'Hara's death because 'making each other laugh' felt better than anything else they could have done.
Steven Spielberg's 'Disclosure Day' opens No. 1, while 'Obsession' sensation continues
Steven Spielberg’s “Disclosure Day,” billed as his first popcorn movie in years, launched with $44 million in domestic theaters. “Disclosure Day” opened largely as expected, collecting $92.9 million worldwide over
Steven Spielberg’s ‘Disclosure Day’ opens No. 1, while ‘Obsession’ sensation continues
NEW YORK (AP) — Steven Spielberg’s “Disclosure Day,” billed as his first popcorn movie in years, launched with $44 million in domestic theaters, according to studio estimates Sunday. “Disclosure Da…
Steven Spielberg's 'Disclosure Day' opens No. 1, while 'Obsession' sensation continues
Steven Spielberg’s “Disclosure Day,” billed as his first popcorn movie in years, launched with $44 million in domestic theaters.
Steven Spielberg's 'Disclosure Day' opens No. 1, while 'Obsession' sensation continues
NEW YORK — Steven Spielberg’s “Disclosure Day,” billed as his first popcorn movie in years, launched with $44 million in domestic theaters, according to studio estimates Sunday.
U.S. DOJ continues elections investigation, fight to audit California’s voter rolls
First Assistant U.S. Attorney Bill Essayli said there is evidence of voter fraud as his office continues its investigation into the state’s election.
California Politics 360 full episode | US Justice Dept. continues elections investigation
On California Politics 360, Ashley Zavala sat down with First Assistant U.S. Attorney Bill Essayli, who is leading the investigation.
Oklahoma adds commitment from 2027 OL Jaxon Lawler
The Sooners continue to stockpile talent in their No. 3-ranked recruiting haul. The latest commitments comes in the form of three-star OL Jaxon Lawler, who declared for Oklahoma at the tail end of this weekend’s official visit. Lawler camped and earned an offer from position coach Bill Bedenbaugh last week and wasted no time securing […]
Nothing new to report
Truly. Nothing new. Same ol’, same ol’ in this one. A 6-1 loss that felt pre-determined, or determined immediately after Pete Crow-Armstrong homered on the first pitch of the game thrown by Trevor McDonald. PCA continued to be a menace all evening: he collected two more hits, came up a triple shy of the cycle, […]
Health groups continue to step in following City on a Hill closure
Health groups continue to step in following City on a Hill closure
Mercury continue homestand, including a rematch with defending champs
The Phoenix Mercury will end this round of Commissioner's Cup play at home, welcoming the Las Vegas Aces for another big matchup on June 17.
Adolescent sexual health continues to improve in Minnesota, but stark disparities persist
Teen pregnancy, birth, and STI rates continued to decline in Minnesota in 2024, though significant racial and geographic disparities remain, according to a University of Minnesota report.
Losing my mom after the birth of my son reshaped motherhood for me
There is something deeply disorienting about grieving while postpartum because motherhood continues regardless of heartbreak.
Things to do in Lancaster: explore and experiment at the Lancaster Science Factory
The Lancaster Science Factory, a nonprofit science center, continues to spark curiosity and creativity among children and families with its dynamic, hands-on approach to learning. Featuring more than 80 interactive
Healthy Dudes & Diapers event gives fathers tools for success
Organizers say the event continues to grow each year.
2026 World Cup schedule, scores, results: Qatar vs. Switzerland kicks off Saturday's play as group stage continues
Miami-Dade Must Act Now on the Miami Center for Mental Health and Recovery
On June 16, the Miami-Dade Board of County Commissioners is expected to take a vote that has been years in the making—whether to finally open the Miami Center for Mental Health and Recovery or allow it to continue sitting empty. The seven-story facility is fully constructed, renovated, certified, and ready to serve the community. It
‘Legislated out of business’: TN dispensaries face ‘difficult decisions’ ahead of new statewide THCA ban
Some Middle Tennessee hemp retailers may not be able to continue operating after June 30, as a new prohibition on THCA products takes effect.
Signs continue to point to a Seahawks sale by September
The Seahawks got their latest Super Bowl rings on Thursday night.
NVIDIA’s 96 GB RTX PRO 6000 Blackwell Is Now Over 50% More Expensive As Price Hits $13,250
NVIDIA's fastest PRO graphics card, the RTX 6000 Blackwell, continues to see price hikes with the latest official listing of $13,250.
Learning a musical instrument in your 70s could help protect memory
Learning a musical instrument later in life may help keep the brain younger for longer. In a four-year study, older adults who continued practicing maintained their memory performance and showed less age-related brain shrinkage than those who quit. The benefits were especially noticeable in brain regions tied to memory and learning.