SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Fourth " 1,339 found 🔀 AI-powered Shuffle
CSU’s STEM 4 Kids club offers hands-on space for youth science education
Every other Thursday, the Lory Student Center fills with young voices, the whirring of lab equipment and a collaborative exploration of science. Run by the Walter Scott, Jr. College of Engineering, the STEM 4 Kids program holds free biweekly events running from 4:30-6:30 p.m. for fourth through eighth grade students interested in learning more about...
Micron Technology Tops Lofty Fiscal Q4 Goals, Guides Above Views
Micron Technology beat Wall Street's sky-high targets for its fiscal fourth quarter and with its outlook. Micron stock rose.
ABI predicts employer and financial stability for fourth quarter
The Iowa Association of Business and Industry reported that surveyed Iowa employers are looking towards 2026’s fourth quarter with a “neutral outlook”, approaching a stable economy and financially healthy end of the year. Each quarter, ABI surveys its board of directors in order to track business sentiment, identifying common concerns and inform upcoming priorities for […]
Journalists to discuss AI, technology at Drake’s Bucksbaum Business Lecture
Drake University will host journalists Karen Hao and Nicholas Thompson for its fourth annual Bucksbaum Lectureship in Business at 7 p.m. Oct. 21 at the Knapp Center. The lecture, titled “Decoding America’s Tech Moment,” will explore the evolving technology industry and the implications of artificial intelligence. Hao is a bestselling author and award-winning AI reporter…
Chargers Named Potential Destination for Former All-Pro WR
The Los Angeles Chargers could use some help offensively.The unit has been extremely disappointing throughout the first three games of the 2026 season, averaging the fourth-lowest points per game in the NFL at 14.7. Adding a proven playmaker could go a long way in bolstering the Chargers’ offense.Los Angeles Chargers Named Potential Destination for Free […] The post Chargers Named Potential Destination for Former All-Pro WR appeared first on HEAVY.
Iowa Association of Business and Industry members have postive outlook on the economy
Iowa Association of Business and Industry (ABI) president Nicole Crain says 63% of members still plan to make capital expenditures in the fourth quarter. “We’ve seen that number this year be between 60 and 70%, which is really remarkable,” she says. “That shows that Iowa companies and Iowa manufacturing, they’re investing in their businesses, they’re […]
Fantasy Football Start'em, Sit'em Week 4: RB Edition
Here are some of the top starts and sits for the fourth week of the NFL season including starting Bhayshul Tuten and sitting Omarion Hampton.
HP Work Relationship Index 2026: Workplace Health Rebounds as Workers Turn to Agentic AI, Skills-Building, and Better Tech Tools
Today, HP Inc. (NYSE: HPQ) released the fourth annual HP Work Relationship Index, a global study of more than 19,000 desk-based workers across 15 countries. This year’s study finds that workers with the healthiest relationship with work are becoming more confident in how they navigate uncertainty.
Apple Watch Ultra 4 Review: Still the Best Health Buddy for Your Wrist
The fourth-gen Apple Watch Ultra doesn't reinvent the wheel, but it sure does pack plenty of upgrades, like more accurate health tracking and longer battery life.
Nominate a leader for the 2027 CNBC Changemakers list of women transforming business
CNBC is now accepting nominations for our fourth annual Changemakers list. Julia Boorstin reports.
Iowa State Association of Counties brings on new government relations director
Emily Schwickerath has joined the Iowa State Association of Counties as the director of government relations. She comes to the team after working with U.S. Rep. Randy Feenstra, who represents Iowa’s Fourth Congressional District. She has also worked in the Iowa Legislature and hopes to bring her governmental experience to ISAC to strengthen relationships between…
Does Short Week Mean No Joey Porter Jr. vs. Browns?
PITTSBURGH — Joey Porter Jr. has yet to play this season for the Pittsburgh Steelers. The fourth-year cornerback, who watched […]
Drake Maye's slump goes from bad
Drake Maye's performance in Jacksonville felt worse than his fourth-quarter debacle in the season opener at Seattle
The Aral Sea, Once the World's Fourth-Largest Inland Lake, Was Drained Dry. Now It's a Ticking Carbon Bomb
Most of this inland sea is a dry lakebed the size of Ireland, and it has already released 748 million metric tons of CO2. But scientists say there's still time to reverse course.
NASCAR Cup Series Standings After Kansas: Full Chase Points Update
Kyle Larson did more than win Sunday at Kansas Speedway. He left the track with a commanding lead atop the NASCAR Cup Series Chase standings. Larson’s victory, his fourth career Cup win at Kansas, capped a massive points day for the Hendrick Motorsports driver. He earned 76 points, the most by any driver in a […] The post NASCAR Cup Series Standings After Kansas: Full Chase Points Update appeared first on HEAVY.
Undefeated Bruins make it onto USA TODAY Sports US LBM Coaches Poll
The UCLA Bruins made their first appearance on USA TODAY Sports US LBM Coaches Poll in the fourth week of the 2026 college football season.
Patriots bench Drake Maye after 3-turnover outing against Jaguars
The Patriots pulled their starting quarterback in the fourth quarter.
Plovdiv Science Festival 2026: Events in English
The fourth Plovdiv Science Festival is being held from October 22 to 25 2026, and includes events in English. October 22, 5.30pm, Cosmos Hall: Bread for the future: enhancing the resilience of crop…
Trump's golf tour takes him back to the Presidents Cup
President Donald Trump is headed back to the Presidents Cup for the second time. It's the fourth time this year for Trump to be at a golf tournament. He says
Unique health advice shared at Wellness Expo
Community health practices continue to evolve through the years, and the Derby Recreation Commission is focused on addressing that through its annual Wellness Expo. The fourth edition was recently held
Unique health advice shared at Wellness Expo
Community health practices continue to evolve through the years, and the Derby Recreation Commission is focused on addressing that through its annual Wellness Expo. The fourth edition was recently held
Oklahoma Sooners Suffer Humiliating Loss to the Georgia Bulldgos
Four first-half turnovers and a stagnant offense betrayed Oklahoma’s elite defense in Athens, allowing the Bulldogs to cruise toward a dominant victory before the fourth quarter began
Seminoles Conquer Central Arkansas in Non-Conference Tilt
Florida State did not cover the 45.5-point spread against FCS opponent Central Arkansas, but they did enough to secure a 34-7 victory on Saturday to even their record at 2-2. The defense stepped up, as they should have, but the offense scored zero points in the fourth quarter.
Real Madrid’s Midfield Woes Resurface After Atlético Loss
Real Madrid’s 2-1 defeat at Atlético Madrid on Sunday has left José Mourinho’s side fourth in La Liga after seven matches, six points behind leaders Barcelona, according to The Athletic. The res...
Week 4 Predictions: Huskers at Spartans
Mike: The exhibition season is OVAH. Jarek: It’s the fourth week of the season and we’ve played teams who’s colors are green or had “green” in their name. Jill: Just casually dropping in (finally) in Week 4. It’s time for some B1G football!! Andy: So Northwestern – are they for real? UCLA (-1.5) at Maryland […]
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Rosholt fourth-graders kick off yearlong NASA science program
Over the coming months, students will work in small groups called Crews to take surface temperature readings.
What to watch for when Arizona football visits Washington State
Though Arizona has already played a conference game, Saturday’s trip to Washington State feels like the end of the warmup portion of the 2026 season. Starting next week the rest of the opponents are in Big 12 play. The Wildcats (2-1) are seeking their fourth consecutive 3-1 start, which last happened during Rich Rodriguez’s first […]
3 Reasons to Watch the Cardinals’ Final Series
For the fourth straight season, the St. Louis Cardinals will not make the playoffs. For the third time in those four seasons, they will have a losing record. While the team has made major progress this season, it is still disappointing given the organization's rich tradition of winning. As a result, it's easy for members …
Trump Is Hosting Xi for a State Dinner. It’s a Rarity for the U.S. President.
The state dinner for President Xi on Thursday will be only the fourth hosted by President Trump, far fewer than past U.S. presidents.
Bills TE Kincaid is once again pulling his weight in production
The fourth-year player is leading the Bills (2-0) with 12 catches and is third in the NFL with 225 yards receiving.
Quincy Artists Guild to hold annual art show in November
QUINCY — The Quincy Artists Guild will hold its annual art show and sale at a new location this year, District Designs, 117 N. Fourth St. in downtown Quincy, running […]
'I loved it' - Robertson grateful for United spell
Before the Champions League and Premier League titles, Scotland captaincy and Liverpool hero status, Andy Robertson was a skinny teenager starting his professional career at Tannadice. Dundee United plucked the then 19-year-old left-back from fourth-tier Queen's Park in June 2013 and paid him a few hundred quid a week. Within months he had earned a first Scotland call-up and by the end of the season he was off to Premier League Hull.
UFC Champion Justin Gaethje Provides Latest Health Update
UFC lightweight champion Justin Gaethje provided his latest health update as fans eagerly anticipate seeing him fight again.Gaethje’s last fight came in June when he defeated Ilia Topuria via fourth-round TKO due to corner stoppage to become the undisputed UFC lightweight champion of the world.However, he has not fought since then and isn’t even sure […] The post UFC Champion Justin Gaethje Provides Latest Health Update appeared first on HEAVY.
UFC Champion Justin Gaethje Provides Latest Health Update
UFC lightweight champion Justin Gaethje provided his latest health update as fans eagerly anticipate seeing him fight again.Gaethje’s last fight came in June when he defeated Ilia Topuria via fourth-round TKO due to corner stoppage to become the undisputed UFC lightweight champion of the world.However, he has not fought since then and isn’t even sure […] The post UFC Champion Justin Gaethje Provides Latest Health Update appeared first on HEAVY.
P-Lake students take science outside
FREMONT — Fourth and fifth graders from Pleasant Lake Montessori School took a field trip to an actual field Wednesday morning to tag and track monarch butterflies migrating through Indiana.
P-Lake students take science outside
FREMONT — Fourth and fifth graders from Pleasant Lake Montessori School took a field trip to an actual field Wednesday morning to tag and track monarch butterflies migrating through Indiana.
VIDEO: How the Packers came back on the Jets
The Jets fell to 1-1 in Week 2 as the Green Bay Packers rallied from 10 points down in the fourth quarter to force overtime. The Packers were able to outplay the Jets in all three phases of the game in the final 10 minutes of regulation and overtime. Blame for the loss does not […]
Alaska Science Forum: Mapping tsunamis, building trust
While taking a quick shower before her son’s fourth birthday party on Dec. 26, 2004, tsunami scientist Elena Troshina heard the phone ring. Deciding it was worth jumping out, she picked it up — with kids, you never know.
Bar Harbor businesses report another strong summer tourist season in 2026
“Anecdotally, I've heard that this year has been pretty comparable to last year,” said Bar Harbor Chamber of Commerce Director Everal Eaton. “The unique positioning of holidays, with the Fourth
‘Politics means caring for people’ says city council candidate Dina Ramaha
SOUTH LAKE TAHOE, Calif. – A recent voice in city council public comment, Dina Ramaha announced her campaign during the Fourth of July parade. Ramaha, who owns Three Pines Coffee and Conscious Mind Therapy, says...
Penguins cut nine players, including Tomas Galvas
The Penguins made some roster cuts today during their off day, trimming away nine players. Besides Gauthier, the fourth goalie in the organization, only Tomas Galvas is on an NHL contract from this group. The Penguins stuck with the plan to loan the 20-year old 2026 second round pick back to his Czech team for […]
Aberdeen's attacking issues laid bare
The 48 chances created by Stephen Robinson's side is the lowest tally in the division - same for their 37 chances from open play - while they have the fewest shots on target (18) and second-fewest shots (70). It must be noted Aberdeen haven't had the kindest fixtures, with Robinson keen to point out they have faced five of last season's top-six teams in their opening seven games. Eight points have been accrued, leaving the Dons seventh in a congested table and just two points shy of fourth, so there's no reason for panic.
Did Tri-City Latino business leader threaten Canadian immigrant with ICE?
“Immigration is not a joke. It’s serious what’s going on in our world today.”
Jeffrey Adams, an established restaurateur's first business, is closing after 14 years
Jeffrey Adams on Fourth, an upscale New American restaurant in downtown Winston-Salem, closes after 14 years due to financial challenges.
Jiang Feng: The Unravelling of German & European Politics
A state election in eastern Germany has become a revealing test of the changing political landscapes of Germany and Europe, writes Jiang Feng, Professor and Chairman of the Council of the Shanghai Academy of Global Governance and Area Studies (SAGGAS) at Shanghai International Studies University. His analysis follows the decisive victory of the Alternative for Germany (AfD) (which has been classified as right-wing extremist by German authorities)in the state of Saxony-Anhalt on 6 September, in which it finished far ahead of its mainstream rivals. Jiang previously served as Minister-Counsellor at the Chinese Embassy in Berlin. The following article was published on 8 September 2026 on huanqiu.com, the online platform of the Global Times. On 6 September, the results of the state election in Saxony-Anhalt, Germany, were announced. The Alternative for Germany (AfD), classified as far-right by German authorities, made history by becoming the largest party in the state parliament, winning 43.8 per cent of the vote — twice its share in the previous election. The Christian Democratic Union (CDU), which had governed the state continuously for 24 years, won just 17.2 per cent, its worst result ever in Saxony-Anhalt. On the night the results were announced, the atmosphere at the CDU gathering was unusually calm. There was neither shock nor argument, as if the defeat had long been expected. Several veteran party members who had spent years working in the state government said: “Defeat is not a bad thing. It is time to make changes.” This state election has not only upended Saxony-Anhalt’s political landscape, but also laid bare the deep tensions between Germany’s traditional party structure and model of governance, on the one hand, and an increasingly polarised society on the other. Its repercussions are already being felt at the federal level, making Saxony-Anhalt a useful case study of the broader trend towards political polarisation and realignment in Europe. Governing Difficulties after Electoral Victory The most immediate consequence of the election is a historic setback for the mainstream party order that took shape in post-war Germany. In Saxony-Anhalt, the AfD has leapt from a peripheral party to the largest political force in the state. Its electoral base has expanded beyond the traditional category of “marginal protest voters” to take on the characteristics of a cross-class coalition. The party has not only consolidated its support in rural areas, but also attracted many middle-class voters and even members of the social elite with stable jobs, their own homes, and substantial incomes. It has thus evolved from a “protest party” into one with the potential to govern. Despite its commanding lead in the vote, however, the AfD faces an institutional obstacle to governing the state: the mainstream parties’ long-standing “firewall” against it. Neither of the two potential routes to forming a government appears likely to break the current political deadlock. The first would be a coalition of establishment parties, led by the CDU and bringing together the Social Democratic Party (SPD), the Greens, the Left Party (Die Linke) and the Sahra Wagenknecht Alliance (BSW) in a cross-camp government. In terms of parliamentary arithmetic, such a coalition could prevent the AfD from forming a government and preserve the outward stability of the traditional political order. Yet these parties are fundamentally divided over key issues including immigration, the energy transition, economic management, and cultural and education policy. Coalition negotiations would therefore be extremely difficult, and even if a government could be formed, it would most likely prove short-lived. More importantly, an alliance of establishment parties aimed at keeping the largest party out of government would play directly into the AfD’s narrative that “political elites are suppressing public opinion”. It could deepen perceptions of political unfairness, further strengthening the AfD’s political capital, and creating a dynamic in which “the more it is suppressed, the more people vote for it”. Ulrich Siegmund, the AfD’s candidate for state premier, has said that if efforts to form a government fail because other parties refuse to cooperate, the AfD will push for a fresh election, which he believes could deliver the party an absolute majority of seats. This points to more intense political battles ahead. The second option would be a coalition between the AfD and the BSW. Together, the two parties would command a simple majority in parliament, making this, on paper, the quickest route to forming a government. The BSW is the only elected party that has not ruled out cooperation with the AfD, and the two parties share some common ground, including on policy towards Russia. There is therefore a degree of political basis for cooperation. Were such a coalition to materialise, Germany would see its first state government jointly formed by a party defined as far-right and one with a far-left background, creating what might be called a “bipolar anti-establishment alliance”. Such an outcome would fundamentally break with the ideological boundaries of post-war German party politics. It is worth noting that even if the AfD ultimately fails to enter the state government, its roughly 47 per cent share of parliamentary seats would give it a powerful blocking minority. Without its consent, major decisions requiring a two-thirds majority — including constitutional amendments, significant budgetary adjustments, and state-level institutional reforms — would be extremely difficult to pass. Therefore, whoever ultimately forms the government, the AfD will be an unavoidable force in Saxony-Anhalt politics, with a direct influence on the state’s legislative process. Systemic Failures in Germany’s Governance Model The Saxony-Anhalt election result reflects a systemic failure of Germany’s post-war mainstream-party model of governance to adapt to rapidly changing socioeconomic conditions. It stems from multiple, mutually reinforcing structural tensions and highlights the existing political system’s difficulty in adapting to “an increasingly polarised society First, collective anxiety has replaced individual material hardship as a central driver of political mobilisation. The rise of the AfD can no longer be explained simply by poverty or social marginalisation. Its increasingly cross-class electoral base suggests that what is driving voters towards the party is, above all, concern about the broader direction of society. This anxiety about the future of the political community goes beyond individual gains and losses. In political discourse, economic anxiety has become closely intertwined with immigration, while immigration and refugee issues are, in essence, questions of social fairness. This perception turns conflicts over the distribution of social resources into negative assessments of governing parties, providing a broad social basis for far-right political narratives. Second, regional disparities and East German identity have undermined the strategy of addressing eastern Germany’s structural challenges at the regional level. More than three decades after German reunification, eastern states such as Saxony-Anhalt have experienced periods of economic growth, but their underlying economic structures remain weak, and household incomes and wealth remain significantly below those in western Germany. At the same time, they continue to face population outflow, an ageing population, labour shortages, and other structural challenges. At a deeper level, historical experiences — including the collapse of the former East German economic system, mass unemployment during the transition, and the westward shift of decision-making power over major issues — have left some residents with a sense of being “second-class citizens” and of being excluded. For years, the German government treated the “syndrome” of reunification as a regional problem to be gradually addressed at the local level. That approach is becoming increasingly unsustainable, as regional development disparities emerge as a core structural factor shaping national politics. Third, the erosion of institutional trust is perhaps the most decisive factor. AfD supporters tend to distrust establishment institutions, including parliament, government, and the mainstream media. Their concerns about economic security, pensions, and social fairness are significantly greater than the social average. Increasingly, their support for the AfD reflects not an expectation that the existing system can be improved, but a search for an alternative to the current political order. Such a systemic deficit of trust will be extremely difficult for the traditional parties to repair in the short term. Fourth, a generational shift in political mobilisation has amplified political polarisation. Unlike traditional parties, which rely heavily on offline rallies and mainstream media coverage, the AfD has developed a social-media mobilisation strategy built around “raising an issue — identifying who is responsible — offering a simplified solution — building a shared identity”. It turns complex social tensions into concise political narratives, rapidly channelling public sentiment into political support. The contrast on the eve of the election was particularly telling. The establishment parties, together with trade unions and churches, organised an offline march attended by more than 10,000 people, but its reach was largely confined to those present and to traditional media coverage. The AfD held a much smaller indoor event, yet livestreaming on TikTok, YouTube, and other platforms, combined with the involvement of online influencers, gave it a reach and mobilising capacity far beyond that of the march. The contrast illustrates how the traditional parties’ methods of political mobilisation are increasingly struggling to keep pace with a political environment transformed by changes in media technology. A Microcosm of Structural Political Change in Europe The shockwaves from the Saxony-Anhalt election quickly travelled beyond the state to the federal level. Calls for political accountability followed immediately after the results were announced. The governing CDU and SPD are now under enormous pressure, while Chancellor Friedrich Merz and Vice Chancellor Lars Klingbeil face an unprecedented test. Political polarisation in Germany is no longer simply a regional phenomenon. The post-war model of multiparty government by establishment parties is breaking down and being reshaped. Viewed in a broader European context, the Saxony-Anhalt election is part of a continent-wide wave of party polarisation, mainstream-party decline, and rising right-wing forces. Far from an isolated phenomenon, it is a microcosm of the structural political changes unfolding across Europe. Weak economic growth, cultural tensions over immigration, and declining trust in institutions are fuelling the rise of right-wing forces in several countries, challenging the liberal internationalist order established in post-war Europe. As a core member state of the European Union, Germany’s ability to adapt its political system and the direction of its politics will have profound implications for both European integration and the evolution of the international order. Subscribe [ Pekingnology China’s Germany watchers take stock of Berlin’s uneasy turn On 7 December 2025, nearly 50 Chinese scholars and policy researchers gathered in Beijing for the 2025年德国形势年终研讨会 “2025 Year-End Seminar on the Situation in Germany… Read more 9 months ago · 31 likes · 1 comment · YIRUI LI and Yuxuan JIA ](https://www.pekingnology.com/p/chinas-germany-watchers-take-stock?utm_source=substack&utm_campaign=post_embed&utm_medium=web&embedding_publication_id=1151841) [ Jiang Feng on Germany's 2025 and beyond: no easy exit ](https://www.eastisread.com/p/jiang-feng-on-germanys-2025-and-beyond) Yirui LI and Yuxuan JIA · Jan 24 The following is an op-ed by Jiang Feng, published on 29 December 2025 at Shanghai Observer 上观新闻, the digital platform of Jiefang Daily, the official newspaper of the Shanghai Municipal Committee of the Communist Party of China (CPC). [ Read full story ](https://www.eastisread.com/p/jiang-feng-on-germanys-2025-and-beyond)
Trench play proves big in Nebraska football’s win over North Dakota
To wrap up non-conference play, Nebraska football defeated North Dakota 34-7. The Huskers’ strong first and fourth quarters secured the win against the sixth-ranked FCS team, as the Scarlet and Cream earned their third consecutive 3-0 start to the season.
Rams bounce back as Giants reel from Dart injury
The Los Angeles Rams bounced back from their season-opening flop in Australia to score a stylish 28-6 victory over the New York Giants on Monday.The Rams fourth touchdown made it 28-6 when Stafford picked out tight end Terrance Ferguson at the back of the end zone. rcw/sla
Hunt for the Red Planet: URI Honors Colloquium lecture will discuss why humans must go to Mars
KINGSTON, R.I. – Sept. 21, 2026 – Traveling to Mars has been a major human aspiration for the last half century. In the last three decades, aerospace scientists and engineers have taken significant steps in exploring the fourth planet from the sun with several rover landings. So, why is it a must for humans to […]
Dak Prescott breaks Tony Romo's franchise record for Cowboys
Prescott’s record-breaking TD toss was a 24-yarder to receiver CeeDee Lamb in the fourth quarter, the 249th of his career.
Dak Prescott breaks Tony Romo's franchise record for Cowboys
Prescott’s record-breaking TD toss was a 24-yarder to receiver CeeDee Lamb in the fourth quarter, the 249th of his career.
Europe's STOXX 600 gains as tech rallies, oil retreat eases nerves
Sept 21 (Reuters) - European shares climbed on Monday, led by technology stocks, while a fourth consecutive session of declines in oil prices soothed nerves and boosted risk sentiment.
Ole Miss Star Trinidad Chambliss Sends Powerful Message Beyond Football
Trinidad Chambliss had plenty of reasons to talk about football after one of the biggest wins of his Ole Miss career. The Rebels had just beaten No. 7 LSU 32-24, Chambliss threw for 363 yards and two touchdowns, and his fourth-quarter rushing score helped finish off an emotional night in Oxford. Yet when the Ole […] The post Ole Miss Star Trinidad Chambliss Sends Powerful Message Beyond Football appeared first on HEAVY.
Christian McCaffrey joins elite company with his 100th career touchdown
Christian McCaffrey put himself in some elite company with two short touchdown runs. McCaffrey's two 1-yard TDs in a 35-13 win over the Miami Dolphins on Sunday made him the fourth-fastest player in the Super Bowl era to reach 100 career touchdowns and the third player ever with at least 50 TDs with two franchises. “It means a lot,” McCaffrey said.
Europe faces Q4 jet fuel supply deficit even as South Korea becomes latest big supplier
Europe faces a fourth-quarter jet fuel deficit, even as it turns to far-flung suppliers including South Korea, which is set to boost its jet exports to Europe to a four-year high in September, according to analysts and shipping data.
Troy Melton Suffers Potential Injury vs. White Sox
Tigers starter Troy Melton left Sunday’s game against the White Sox with an athletic trainer during the fourth inning.
Green Bay Packers Reveal Brutal Injury News After Beating Jets
The Green Bay Packers were able to pull out an ugly win over the New York Jets on Sunday afternoon. Despite trailing in the fourth quarter by a score of 17-7, the team was able to come all the way back to take home a 20-17 victory. With the win, the Packers moved to 1-1 […] The post Green Bay Packers Reveal Brutal Injury News After Beating Jets appeared first on Gridiron Heroics.
Packers Rally to Stun Jets in Overtime
The Green Bay Packers pulled off a dramatic comeback Sunday afternoon, rallying from a 10-point fourth-quarter deficit to defeat the New York Jets 20-17 in overtime at MetLife Stadium. The Jets appeared to be in control for much of the afternoon and held a 17-7 lead with just over 11 minutes remaining in the fourth…
Familiar late-game problems return in Ravens’ home-opening loss
Baltimore was outscored 15-0 in the fourth quarter and squandered an eight-point lead during a 24-17 loss to New Orleans.
Caleb Williams scheduled for MRI Monday
Chicago Bears quarterback Caleb Williams suffered a right hamstring injury midway through the fourth quarter in Week 2, MRI coming Monday
Bears' offense evaporates, Caleb Williams injured late in loss to Vikings
Caleb Williams left in the fourth quarter with a hamstring injury, and the Bears dropped to 1-1.
Fulham 1-1 Man Utd: What Arbeloa said
This is just the fourth time that Fulham have failed to win any of their opening five games in a top-flight campaign (with 1951-52, 2011-12 and 2020-21), while they have been relegated in two of the previous three (51-52 and 20-21). There were 26 shots in the first half of this match between Fulham (nine) and Manchester United (17), the most in the opening half of a Premier League game with no goals scored on record (since 2003-04).
Leeds 0-0 Crystal Palace: What Farke said
Leeds remain unbeaten in the Premier League this season across their opening five matches (won two, drawn three), the first time they've completed that feat in the competition since 2001-02. This was Leeds' fourth 0-0 Premier League draw since the start of 2026 (25 games), though two of those have now come against Crystal Palace (also in March).
“Lioness” season 3 just ended with a pair of game-changing cliffhangers
The Taylor Sheridan spy series has to return for a fourth season after that finale.
NFL Insider Sounds Alarm on Lions Coordinator
The calls for the Detroit Lions to fire defensive coordinator Kelvin Sheppard have gotten much louder after the team blew a fourth-quarter lead in Week 1 and allowed 41 points in Week 2. However, while most of the heat around Sheppard has been outside of the building, Albert Breer of Sports Illustrated jumped on the […] The post NFL Insider Sounds Alarm on Lions Coordinator appeared first on HEAVY.
Mapping tsunamis, building trust
While taking a quick shower before her son’s fourth birthday party on Dec. 26, 2004, tsunami scientist Elena Troshina heard the phone ring. Deciding it was worth jumping out, she
Liverpool eyeing fourth £100 million signing for January
One of the key weaknesses in the squad that Liverpool failed to address in the summer is the right-wing position. With Mohamed Salah no longer at Anfield and Federico Chiesa out injured, the Reds are ...
Hundreds run Mental Health Matters 5K in support of counseling center
Hundreds of runners gathered Saturday at UNC Asheville for the fourth annual Mental Health Matters 5K.
Patriots DC calls Darnell Washington a ‘big challenge’
The New England Patriots have plenty to prepare for as they get set to face the Pittsburgh Steelers, and tight end Darnell Washington presents a particularly difficult matchup. Patriots defensive coordinator Zak Kuhr singled out Washington as a “big challenge,” pointing to the fourth-year tight end’s rare combination of size, strength and athleticism. Washington has […]
Bar Harbor Parents Again Raise Concerns About How Some Science Education In Sixth Grade.
The Bar Harbor Story is generously sponsored by Restaurant Barn. BAR HARBOR—Parents again raised concerns this week about how Bar Harbor students receive science instruction after fifth grade, months after the same issue came before the Bar Harbor School Board. The concern centers on a past scheduling change at Conners Emerson School that gives fifth graders a full year of science rather than switching between science and social studies at midyear. Principal Dr. Heather Weir Webster told the board that the school has been monitoring test scores, teacher feedback, and the experience of students as it considers whether the current approach is working. If it is not, the approach may be changed, but that would not likely occur this school year. In fifth and sixth grade, the school used to have one semester of social studies and one of science in each year. That schedule shifted because switching at midyear often broke up the learning units. So, approximately two-three years ago, they decided to shift that a bit. Science became a dedicated focus in fifth grade. Social studies was the dedicated focus in sixth grade. The school staff members are hoping to dive deeply into the data and see if the students are having a more quality experience throughout their time in those grades when it comes to science and social studies. If not, things could shift again. This year, Dr. Webster said at the September meeting, potential changes to curricula have been a bit complicated by moving into the school’s new building in late October and early November. “There have been no changes this year because it’s hard enough to handle the move. That allows them to have consistency,” Dr. Webster said. Dr. Webster said that after the Covid pandemic which prevented students from attending school in person, many fifth graders were struggling. “We tried several different configurations,” she said, including a co-teaching model to help with that struggle, but to also see how to best schedule and support those students. “We found that a January switch” where classes switched from social studies to science was really difficult. Part of the decision making stemmed from science being more hands-on and accessible to fifth graders. Social studies was a bit more abstract content, which was why the school tried the current configuration. In a letter submitted as public comment, parent Beth Dumont wrote, “In May 2026, I wrote to express my concern that our middle school students are not receiving consistent instruction in science and social studies. I appreciate that the Board took this concern seriously and requested a presentation from Principal Webster. I am also grateful for the opportunity to meet with Principal Webster and Julie Keblinsky in July to learn more about the current curriculum and scheduling. “During that meeting, I learned that the current model is intended to integrate science and social studies into other subjects during the years or semesters when they are not offered as standalone courses. “While I appreciate the intent behind this model, I remain concerned about its premise. Science and social studies are core academic disciplines that provide students with essential knowledge, skills, and ways of thinking. Yet under the current schedule, students are not guaranteed consistent instructional time in these subjects. Instead, exposure to content in these disciplines may depend on whether opportunities for integration arise within other classes. “To be clear, I strongly support interdisciplinary learning. Integrating science and social studies across the curriculum can enrich students’ educational experiences and help them make meaningful connections across subject areas. My concern is not with integration itself, but with relying on integration as a substitute for dedicated instruction in core disciplines.” Dr. Webster said that they’ve been monitoring test scores, talking to teachers, seeing how the pilot program works. It’s in its third year now of this schedule. One science teacher, she said, told her he’d seen positive outcomes with full year science and that there was a stronger classroom community. Another science teacher had concerns over the readiness last year, but she isn’t feeling that way about this year’s current class. A third teacher for social studies said he loves the full year. A fourth teacher of social studies hasn’t said that anything has changed. For the three fathers who spoke at the school committee meeting, the fractured science curriculum caused concerns. One father said that when he spoke to others, “all were surprised and confused as to why there was no dedicated, continuous science education,” at the school. Though students are testing well in science and math, he worried that without continuity in education, learning is lost. “We shouldn’t have to choose between key learning disciplines,” he said. Matthew Bergin, another father, agreed, adding, “I’m just a little concerned.” In her letter, Dumont wrote, “As the parent of a recent sixth grader who completed an entire year without a dedicated science course, I saw very little evidence that this integration was occurring in a consistent, systematic, or readily identifiable way. This is not a criticism of our middle school teachers, who have been uniformly excellent. Rather, it is a structural criticism of the current schedule.” Dr. Webster gave an update about all aspects of the schedule and how it’s created and she also spoke to social and emotional learning (SEL) in middle school. It’s explicitly taught but also embedded. Science is embedded as well and explicitly taught at all but that one grade. The school schedule is built from lunch out, then electives like art and physical education are placed, before going into the instruction time, teacher planning time, multi-tier support systems (MTSS), and then social and emotional learning. Teachers have to have 250 minutes a week of planning time per their contracts. That’s the minimum and occurs when their students are at specials. “The schedule is really not the purview of the board,” School Board Chair Marie Yarborough reminded the other board members and the public and thanked Dr. Webster for the presentation. The parents were also thanked for coming. LINK TO LEARN MORE [ ](https://barharborstory.substack.com/p/despite-strong-rankings-some-bar) [ Despite Strong Rankings, Some Bar Harbor Parents Raise Concerns About School's Science Education ](https://barharborstory.substack.com/p/despite-strong-rankings-some-bar) Carrie Jones · Jun 4 [ Read full story ](https://barharborstory.substack.com/p/despite-strong-rankings-some-bar) HELP SUPPORT THE BAR HARBOR STORY When we started The Bar Harbor Story, we didn’t know if anyone would read it. But you showed up. You shared. You sent tips. Now—over 400,000 views every month later—it’s clear: people here care about their community and each other. We’ve kept everything free because news should never be out of reach, but every one of our stories takes time to write, and your support keeps The Bar Harbor Story going. If you value our work, please consider a paid subscription, a founding membership, or a sponsorship. It truly helps us cover one more meeting, tell one more story, shine one more light. Even $5 a month makes a difference. Click here to become a one-time supporter now. Thank you so much for being here. Founding member information can be found here. Have questions about sponsorships? Just send Shaun an email at sfarrar86@gmail.com, he’d love to hear from you. Subscribe Share Bar Harbor Story Share Leave a comment
The escalating standoff between the CDC and Pennsylvania over measles deaths
Pennsylvania has reported fourth deaths associated with measles, but the CDC has not included them in its national total — a conflict rarely seen in public health.
Packers Rookie Poised for Bigger Role After Week 1
Most of the discussion around the Green Bay Packers this week has been centered around the offense. However, the team could see a few small tweaks to the defense as well. The combination of rookie fourth-round pick Dani Dennis-Sutton looking solid in his NFL debut and Lukas Van Ness being a bit banged up this […] The post Packers Rookie Poised for Bigger Role After Week 1 appeared first on HEAVY.
Southern California University of Health Sciences Earns 2026 Great Colleges to Work For Honor Roll Distinction for Fourth Consecutive Year
/PRNewswire/ -- Southern California University of Health Sciences (SCU) has been named a 2026 Great College to Work For® and earned elite Honor Roll...
Netflix's 'Monster' revisits the notorious Lizzie Borden case. Critics are divided.
Ella Beatty, Rebecca Hall and Charlie Hunnam star in the fourth installment of Netflix's true-crime anthology.
Kentucky Hits The Road Against Texas A&M
For a little over 30 minutes this past Saturday, the Kentucky football team looked like they were going to spring the upset over Alabama. However, the Wildcats faltered in the second half, partly because of the Crimson Tide's depth and self-inflicted mistakes. Now, for the team with the fourth toughest schedule in college football, it …
Monstrous Musings: How To Put the Fantastic in Fantastic Fest
This week most of the Fango Fam is at Fantastic Fest this week. I’ve been going since 2012; some of these young pups are on their third or fourth FF; for a few it’ll be their first! If you’ve been, yo...
Eagles news: Jordan Mailata dismisses Jeffery Simmons' Jalen Hurts slander
The Philadelphia Eagles are gearing up for their clash against the Tennessee Titans at Nissan Stadium on Sunday. The Eagles are coming off a narrow escape against the Washington Commanders , 24-22, in Week 1. Philadelphia quarterback Jalen Hurts dusted off a sluggish start and made big plays in the fourth quarter to complete the hard-earned win. […] The post Eagles news: Jordan Mailata dismisses Jeffery Simmons' Jalen Hurts slander appeared first on ClutchPoints.
Opponent Defensive Preview: Eastern Washington Eagles
Wrapping up our non-conference schedule, the Huskies host the Eastern Washington Eagles on Montlake this weekend. Despite having a couple of memorable games over the years, this is just the fourth match up between these two in-state programs. The Eagles, a periodic contender at the FCS level, have played the Huskies close in the first […]
Jupiter football players recap crazy fourth-quarter comeback at Lakes
Jupiter High football overturned a 14-point fourth-quarter deficit to win at Palm Beach Lakes on Thursday, Sept. 17 in West Palm Beach.
Commanders Have Strong Words for Cowboys’ CeeDee Lamb, George Pickens
The Washington Commanders‘ defense bent but didn’t break, giving the team a chance to win in Week 1 against the Philadelphia Eagles. Washington’s offense managed only nine points through three quarters before a 13-point performance in the fourth. Nonetheless, the team fell short, losing 24-22, but the Commanders’ defense will look to carry that momentum […] The post Commanders Have Strong Words for Cowboys’ CeeDee Lamb, George Pickens appeared first on HEAVY.
Packers’ Matt LaFLeur gets real on offensive line woes
The Packers’ fourth quarter against the Minnesota Vikings was an abject disaster. Not only did the Vikings put up 29 unanswered points on Green Bay, but the offensive line had no answers for an onslaught of pressure from Vikings defensive coordinator Brian Flores, who sent blitzes at quarterback Jordan Love on 78.3 percent of dropbacks [...]
Students step into the Boise River for hands-on science
Collister Elementary fourth and fifth graders participated in Boise WaterShed’s Watershed Watch by collecting water samples and studying river ecology at Westmoreland Park, gaining hands-on experience in environmental science and learning about the Boise River’s health and importance to the community.
Samba overjoyed after 'mind-blowing' debut
Floyd Samba expressed his elation after marking his City debut with two goals, helping us cruise into the fourth round of the Carabao Cup with a 5-0 victory over Norwich. Match Report Debut delight fo...
Firstborns tend to do better in life. The reason has surprised scientists.
Being born second (or third or fourth) can cost you — literally. For decades, scientists have been asking why younger siblings get less education, have worse mental health and earn less, on average, than firstborns. Thanks to the records of 1.2 million Danish children, they finally have an answer.
Netflix’s Monster makes murder look very stylish, but should it be entertainment?
The Lizzie Borden story, a gruesome real-life murder from the 19th century, is so well known in America that it has its own nursery rhyme. It’s featured in the trailer for this fourth instalment of Ry...
Liverpool to Host Chelsea in League Cup 4th Round
Liverpool FC have drawn their opponents for the fourth round of the Carabao Cup, and it’s fellow Premier League side Chelsea. The two teams are, of course, no strangers to playing each other. The two teams have locked horns in the final of the League Cup twice this decade, in 2022 and 2024. 2022 saw […]
Arsenal gets a good draw in Carabao Cup fourth round
Arsenal have been drawn to face Fleetwood Town in the fourth round of the Carabao Cup after the Gunners beat Ipswich Town in the previous round of the competition.The Carabao Cup is one of the competi...
Brewers' nightmare seeding, matchup scenarios for 2026 MLB Playoffs
The Milwaukee Brewers have already completed their first objective by clinching a fourth consecutive National League Central title. Their remaining games are not ceremonial. Milwaukee still needs to secure the postseason route most likely to keep its historic season alive. The Brewers head into Thursday at 95-57, three games ahead of the Los […] The post Brewers' nightmare seeding, matchup scenarios for 2026 MLB Playoffs appeared first on ClutchPoints.
CHAMPIONS! Inter Miami win 2026 Campeones Cup over Cruz Azul
By Justin RudermanFor a fourth consecutive season, Inter Miami CF have bagged a new piece of silverware courtesy of a 2-0 victory in the 2026 Michelob ULTRA Campeones Cup over LIGA MX titans Cruz Azul...
Bucs QB Baker Mayfield Gets Candid on Facing Browns Again
Week 2 will mark the second time that Tampa Bay Buccaneers quarterback Baker Mayfield will face the Cleveland Browns after the team drafted him first overall and traded him after his fourth NFL season. However, it will be his first time as the Buccaneers’ starting quarterback, and the first time since he signed two significant […] The post Bucs QB Baker Mayfield Gets Candid on Facing Browns Again appeared first on HEAVY.
Dodgers on Deck: Thursday, September 17 at Reds
Convenient scheduling brought the Dodgers and Reds together for seven times over 11 days in September, with the last of those contests coming during breakfast time on the west coast on Thursday. The Dodgers will run a bullpen game for the fourth and final game of the series at Great American Ball Park in Cincinnati, […]
Washington Commanders Linked to Potential Move for Impact Playmaker
The Washington Commanders came up just short of pulling off a major upset in Week 1 action against the NFC East rival Philadelphia Eagles. When all was said and done, the Commanders came up two points short after a failed two-point conversion that would have tied the game with just 1:01 remaining in the fourth […] The post Washington Commanders Linked to Potential Move for Impact Playmaker appeared first on Gridiron Heroics.
Lake Helen boil-water notice impacting local business, residents
Lake Helen’s boil-water notice is now in its fourth day, forcing residents and businesses to improvise while the city waits on more testing.
New CCHS scholars advance mission to improve rural healthcare
CCHS welcomed its 31st class of Rural Medical Scholars and fourth class of Rural Dental Scholars this fall.
Houston Texans Star Will Anderson Jr. Poised For DPOY Breakthrough
After narrowly missing the trophy in 2025, Houston’s elite edge rusher enters his fourth season anchored by a loaded front four and primed to dominate the league.
CEO Economic Outlook Index Q3 2026
The Business Roundtable CEO Economic Outlook Index is based on a survey, conducted quarterly since the fourth quarter of 2002, of our member CEOs' plans for hiring and capital spending, and their expectations for sales, over the next six months.
Arsenal 4th-round League Cup draw details
Arsenal’s win over Ipswich Town helped them into the fourth round of the League Cup on Tuesday night, but who will the Gunners face next?Photo by Alex Pantling/Getty ImagesFollowing Tuesday’s win ...
Man Utd need positive end to week
Michael Carrick really needs a good end to this week. The extended first international break of the new season means after Manchester United's trip to Fulham on Sunday, there will be a three-week gap to the home match with Tottenham on 10 October. A place in the Carabao Cup fourth round – to be played at the end of October – and a victory at Craven Cottage, would take some of the edge away from the current debate.
Ukrainian defence tech seeks new ways to scale up
Since Russia's full-scale invasion in February 2022, Ukraine's defence sector has expanded several-fold, becoming a significant source of military innovation, especially in unmanned systems, counter-drone technologies, electronic warfare and AI-driven combat systems. But finding the funds and personnel to scale up and to reach international markets remains a challenge.Spurred on by the demands of the front-line, Ukrainian defence companies say they can develop a minor component in a couple of weeks, or major hardware or software solutions within a year. This is several times faster than the usual development cycles in the sector. Tencore, founded in 2024, is now one of Ukraine’s largest providers of unmanned ground vehicles, well exceeding the production of NATO members in this category. Odd Systems, a Ukrainian combat cameras developer founded in 2023, launched its first thermal camera in 2024. Less than two years later, it is developing the fourth generation of the product, one that has evolved into a full vision system.According to Michael Singer, managing partner at Verne Capital, a venture capital fund supporting defence companies in Europe, this speed is down to the short feedback loop between the developer and the end user. “Ukrainian companies develop technologies in close interaction with soldiers and military units, test them under real combat conditions and rapidly incorporate feedback into the next generation of the product,” he says. “Sometimes we need to react to feedback and deploy an upgrade within hours,” says Polina Tymchenko, the spokesperson for Himera, which develops electronic warfare-resistant walkie-talkies. “It means that, as a company, you have to have a higher tolerance for risk, and also design your products in a way that fosters those quick changes.”Getting a product deployed by a combat command involves no paperwork other than a purchase order, says Perry Boyle, co-founder and chief executive of Mits Capital, a Ukrainian-US investment group focused on attracting capital for Ukraine's defence tech sector. “New weapons can be developed and deployed based largely on handshakes.”Nevertheless, the speed of development is largely subject to the level of funding, says Iryna Sukhomlyn, head of business development at RMachine, a developer of unmanned ground systems. “Financial support needs to start much earlier, particularly at technology readiness level 3-5, not only when most of the technological risk has already been removed,” she says.In 2025, Ukrainian defence tech companies attracted about $129 million in investment, with the true figure likely higher given the share of undisclosed security-sensitive deals, according to a report published by the Kyiv School of Economics. These investments were primarily concentrated in the AI and software segment, as they are considered a lower financial risk.Scaling production is a major barrierAccording to Iryna Supruniuk, business development director at Odd Systems, proving a defence product in Ukraine is not the end of the development process, but the beginning of a continuous evolution, since operational requirements change rapidly. “Continuous iteration remains our highest priority,” she says.It's also when production must scale up, which represents a major hurdle. “Scaling production requires capital, manufacturing capacity, components, certification, procurement access and reliable supply chains,” Singer says. Scale-up is also hampered by demographic pressures, especially a shortage of young specialists needed to expand engineering teams. Companies have reported struggling to replace specialists lost due to Russian attacks, mobilisation and emigration. In order to meet this scale-up challenge and finance arms production, begun allowing defence technologies to be exported, assuming it has an excess capacity. It has also announced the creation of ten defence and weapons export centres across Europe by the end of 2026.According to Singer, a technology that has demonstrated its value under real combat conditions has a fundamentally different credibility than a product that has only been tested in a laboratory or training environment. But combat validation alone doesn’t automatically create an international business. “Companies still need access to foreign defence ministries and procurement organisations, international certification, financing for production scale-up and, in many cases, local industrial partners,” he says.Already in 2026, the EU has signed several agreements with Ukraine that aim at joint defence technology development and production. These include allowing Ukraine to join the European Defence Fund, signing a financing agreement under the European Defence Industry Programme, and setting up the EU-Ukraine Drone Alliance.For Singer, it is important that European defence companies don’t just see their Ukrainian partners as technology suppliers, but rather as potential innovation partners. “Ukrainian companies bring speed, operational experience and an exceptional ability to iterate. European partners can provide industrial capacity, capital, established supply chains and access to European procurement markets.”Procurement possibilitiesWhen it comes to exports, the procurement and compliance processes involved require time, taking months or even years, and money. In other words, resources that small defence tech companies need if they are to improve and scale up their technologies. According to Sukhomlyn of RMachine, if the priority is to rapidly increase available defence capabilities, then the processes need to reflect that urgency. “If Europe wants defence innovation at wartime speed, its administrative processes also need to operate much closer to wartime speed,” she says, highlighting a need for support with certification, market access and mutual recognition of relevant testing. “Otherwise, we risk having excellent technology available but spending years making it administratively eligible to be purchased.”Related articlesRussia widens targeting of European research centresEU must support research managers in central and eastern Europe, says Visegrad fund headThis is a lesson Europe’s defence sector would do well to learn, Singer says. “Defence innovation needs to be organised around the speed and requirements of the end user, not around the speed of the bureaucracy.”Supruniuk says the European defence sector should rethink the balance between quality and quantity. “In many cases, a good-enough system available in thousands of units creates greater operational value than a perfect system available in dozens.”“For decades, everyone has been looking for that all-powerful, exquisite system that can protect everyone,” adds Tymchenko. “We see in crime that only scalable, dedicated, affordable solutions can actually defend democracies.”