SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Rays " 453 found 🔀 AI-powered Shuffle
UK employment market shows ‘rays of light’ for jobseekers with upturn in pay, study shows
Temporary vacancies rise for first time in two years, permanent job placements stabilise and temporary billings rise further
Rays vs Mariners Highlights ⚾ MLB on FOX
Check out the best highlights between the Tampa Bay Rays and Seattle Mariners.
56-63: Chart
The Mariners get swept away by the Rays as the 2026 season continues to spiral away
Angels Crushed By Miami, 12-3, As Rodriguez Struggles Again
The Los Angeles Angels aren't doing so well in their efforts to turn around starter Grayson Rodriguez.
Los Angeles Angels Announce Mike Trout Change During Marlins Series
The Los Angeles Angels are coming off a 7-0 loss Saturday against the Miami Marlins, setting the stage for Sunday’s matchup to decide who takes the weekend series. Ahead of Sunday’s game, which will feature Grayson Rodriguez for the Angels and Ryan Gusto for the Marlins, Angels manager Kurt Suzuki made a few tweaks to […] The post Los Angeles Angels Announce Mike Trout Change During Marlins Series appeared first on HEAVY.
Rays vs Mariners Highlights ⚾️ MLB on FOX
Check out the best highlights between the Tampa Bay Rays and Seattle Mariners.
In 1967, US satellites hunting secret nuclear tests detected a flash from deep space; the accidental signal became the first observed gamma-ray burst
For more than half a century, gamma-ray bursts have remained one of the most puzzling events observed in space. These bursts are sudden flashes of gamma rays, a very high-energy form of light.
Rays' Bryan Baker: Records 34th save
Rays' Bryan Baker: Records 34th save
‘It’s impactful’: Seattle Sports fans see a bright future at stadium gatherings
Two major sports events took place in Seattle on Saturday. The Super Bowl-winning Seahawks held their Fan Fest, and the Mariners celebrated 50 years of Seattle baseball as the team hosted the Tampa Bay Rays.
Rays' Taylor Walls: Scratched from lineup Saturday
Rays' Taylor Walls: Scratched from lineup Saturday
Rays vs Mariners Highlights ⚾ MLB on FOX
Check out the best highlights between the Tampa Bay Rays and Seattle Mariners.
Rays' Victor Mesa: Logs fifth steal
Rays' Victor Mesa: Logs fifth steal
Rasmussen shines again: Rays 2, Mariners 1
The Tampa Bay Rays and Seattle Mariners kicked off a three-game set in Seattle on Friday night and the pitching matchup that featured Drew Rasmussen and Logan Gilbert did not disappoint. The pair of aces delivered a throwback edition pitcher’s duel and luckily for the Rays, Drew Rasmussen emerged victorious. The righty turned in yet […]
Wiener chatbot mimicking Chan draws rebuke from Pelosi
AI-powered web page portrays Chan as a “do nothing.”
Environmental groups challenge FCC approval of startup’s plan to beam on-demand sunlight from space
While the FCC approved only a single test mission, the groups argue it could pave the way for a much larger constellation of satellites in the future.
Column: Don't let Abdul El-Sayed's identity eclipse his actual politics
Questions about his electability have little to do with his résumé and more to do with him being the son of Egyptian immigrants who prays five times a day.
Angels' Grayson Rodriguez: Revenge game wasted Tuesday
Angels' Grayson Rodriguez: Revenge game wasted Tuesday
Rays' Bryan Baker: Converts 32nd save
Rays' Bryan Baker: Converts 32nd save
Astros acquire center fielder Daulton Varsho from Blue Jays
The first-place Astros acquired the center fielder from the Blue Jays for starting pitcher Spencer Arrighetti just before the trade deadline.
Steelers sign S Rayshawn Jenkins, cut Darnell Savage
The Steelers signed safety Rayshawn Jenkins to a one-year contract, the team announced Sunday.
Rays' Freddy Peralta: Heading to Tampa Bay
Rays' Freddy Peralta: Heading to Tampa Bay
Freddy Peralta trade: Rays acquire disappointing Mets starter as they try to hang on to AL East lead
The Rays missed out on Tarik Skubal and pivoted almost immediately
Rays' Victor Mesa: Left out of lineup vs. lefty
Rays' Victor Mesa: Left out of lineup vs. lefty
Rays Reacts Results: Winning the AL East
The trade deadline approaches tomorrow afternoon, and we’ve already seen one major domino fall in the last few hours, as the Dodgers have miraculously scooped up Tarik Skubal for just OF Zyhir Hope (ranked in the 25-50 range on MLB top prospect lists) and two throw-ins (injured RHP River Ryan and wonky RHP Brady Smith). […]
Rays' Drew Rasmussen: Dominates in win No. 10
Rays' Drew Rasmussen: Dominates in win No. 10
Grayson College launches new Agricultural Sciences pathways to begin Fall 2026
Grayson College has announced the expansion of its Agricultural Sciences program with the addition of a new workforce and career-focused pathway designed to meet the needs of nontraditional students, working adults, and aspiring agricultural entrepreneurs. The college will continue to offer its Associate of Science (AS) in Agricultural Sciences, a 60-credit-hour transfer degree intended for students planning to pursue a bachelor’s degree.
The Streaming Bubble Keeps Popping
(Welcome to the Entertainment Strategy Guy, a newsletter on the entertainment industry and business strategy. I write a weekly Streaming Ratings Report and a bi-weekly strategy column, along with occasional deep dives into other topics, like today’s article. Please subscribe.) One of my rules is “never bet against PE [private equity]”. This isn’t to say that I agree with their methods or tactics or strategies or financial innovations (aka shenanigans). Just that in the long arc of financial history, they’ve tended to return very good returns to their shareholders. That said, their forays into entertainment have left me...skeptical. I’ve written before about PE’s production company/celebrity production company roll ups, and those haven’t really worked out. Some PE groups tried to “roll up” an industry that isn’t “roll-up-able” for lack of a better term—since the barrier to entry for starting a production company is very low—often paying top dollar for celebrity production companies at the height of streaming valuations. So yeah maybe we can bet against PE when they venture into filmed entertainment. I’ve also noted that studio lots seemed to be a bubble back in 2022. Sure enough… Yikes! That sure sounds like some private equity guys lost some money. The only caveat being that holding a lot of land in Los Angeles is always valuable. But that wasn’t the pitch and likely real estate investment companies overpaid for said land. I mean, Goldman Sachs had to repossess it after all. (Technically, I’m not sure these buyers were traditional private equity, but PE was buying LA studio lots earlier this decade.) All to say: I call out bubbles when I see them, and they often pop. Anywho, my most famous bubble call was the “streaming bubble”, specifically that the major streamers were making too many shows and films. And that it could all come crashing down. Notably, I made this call before the strikes of 2023, but those strikes potentially accelerated the popping. And now it has indeed popped. One of my most popular articles of last year made that exact case. A year later, it’s time to update that analysis. The bottom line is that the streaming contraction continues. Credit where credit is due, Luminate—an analytics company whose data I use weekly in my streaming ratings report—called this out in a recent report I saw highlighted in both Bloomberg and The Hollywood Reporter. But I’m adding my data to their look, including streaming films and kids TV shows. I’ll also provide some other data that all tells the same picture. Let’s dive in! Subscribe The Number of Streaming TV Shows, Films and Specials Is Declining AGAIN in 2026 Let’s get right to the data, starting with my dataset. Specifically, each week I track every “notable” title to come out on streaming. I try to grab every title on every major streamer, meaning if it’s a first run or original or exclusive, I track it. This helps me call out the “dogs not barking” and the misses/flops each week. So that will be our first series of charts, my weekly collection data. Let’s start with the raw TV show, film and special data, by week. Note: As the years have gone by, I have actually added more sources (going from just one source to five sources) to find new titles, meaning that this data collection is, likely, more accurate now than in the past. Which means my team and I are more likely to have undercounted titles in the past rather than today. I like to cut the data several different ways. Here’s that same look, by quarter, to more sharply show the trends: And here’s the data just looking at the first half of each year. That’s the same data, just cut three different ways with three different time periods. Note that films, TV shows, and specials are all down by 25%, 42% and 17%, respectively, from 2022. The good news is that the number of films and specials actually increased year-over-year from 2025 to 2026, but not enough to offset the 25% decline in TV shows. Now, I also look at kids shows, and here they are pulled out on their own: And here’s that by quarter: This really seems to be a notable area of pullback by the streamers. Kids shows are down 80% from 2022. This reflects some formerly Disney+ shows going to cable TV first, but also pullbacks from HBO Max, Prime Video and Netflix. I also categorize the TV shows by English language and non-English language, and that also reveals a lot of where the drop comes from: And here is by the half-year: In this look, the good news is the drop for English language shows seems to have stabilized in the last year. But the bad news is the long term decline from the 2022 peak. Other Data So I wasn’t the only person to notice this decline in the number of shows. I have a few other data sources for this, though most only go through the end of 2025. As I said, Luminate beat me to the punch, so let’s look at their data. We’re just getting started with this issue, but the rest is for paid subscribers of the Entertainment Strategy Guy, so if you’d like to find out… What TV loss streaming didn’t make up for... How Netflix has changed their programming slate over time… Ten more images charting the decline of production... What type of films aren’t being made anymore... The good news (for movie theaters)… And more... ...please subscribe! We can only keep doing this great work with your support.
MLB Expert Picks & Baseball Predictions July 29
MLB expert picks and moneyline, run line, and Over/Under predictions for July 29, featuring the Dodgers, Yankees, and Rays.
Ultrafast X-rays capture chemistry unfolding atom by atom
Ultrafast X-rays revealed how a molecule converts absorbed light into motion in just trillionths of a second. Individual atoms recorded different stages of the process, opening a powerful new window into light-driven chemistry.
MLB’s Upside-Down Playoff Picture Undercuts Owners’ CBA Messaging
The Tampa Bay Rays are providing an inconvenient counterweight to MLB owners’ framing of modern baseball. Owners have long held up the financial disparities in the sport, and their subsequent impact on competitive balance, as a reason to overhaul its cost structure and implement a salary cap. Yet the low-spending Rays have the best record …
Hyperliquid Is Building A $1B Business, Says Grayscale – But Traders Just Got Reminded Of The Risks Amid SK Hynix Turmoil
HYPE's circulating supply is estimated at 270-310 million tokens by 2027, said Grayscale, influenced by the unlocking of vested tokens at a rate of 550,000 per month.
Scientists Document Sharks Scraping Against Manta Rays. But What Does It Mean?
Sharks have been observed rubbing against manta rays and other large marine animals, likely as an alternative way to remove parasites when cleaner fish aren’t accessible.
Yankees Rivalry Roundup: Rasmussen stars as the Rays blank Cleveland
Drew Rasmussen, Munetaka Murakami, and Dominic Canzone all starred for their teams Sunday
MLB Umpires Target Yankees José Caballero
On July 31, 2025 Jose Caballero held the unique distinction of players playing the opponent they were traded to when he turned a double play for the Tampa Bay Rays and conducted his postgame interview for the New York Yankees. Nearly a year later, Caballero holds the distinction of being the player ...
Citizen Science Reveals A Hidden Map Of Sharks And Rays In Mozambique
Citizen science data from iNaturalist reveal 44 species of sharks and rays in Mozambique, covering about a third of known national diversity. Most records are from southern regions and many species are threatened, highlighting both the power and the bias of crowd-sourced biodiversity data.
Stony Brook University Researchers Chosen for Landmark DOE Genesis Mission AI-for-Science Awards
More than $2.4M will support collaborations with Brookhaven National Lab and other institutions to address complex science and technology challenges Researchers at the State University of New York at Stony Brook (Stony Brook University) secured five inaugural awards through the U.S. Department of Energy’s (DOE) Genesis Mission, a national AI-for-science initiative designed to accelerate scientific
Murray State Athletics Selects Development Partner Campbell Coyle for capitalization plan of Racer Entertainment Village
Murray State Athletics, through an extensive request for proposal (RFP) process, has selected Campbell Coyle to manage the feasibility study and implementati...
International Courts Against the Defunding of Climate Science? Revisiting the ICJ’s Climate Change Advisory Opinion
Introduction The first eighteen months of the second Trump administration have witnessed a sustained assault on scientific infrastructures enabling understanding of anthropogenic climate change. This has taken the form of cuts to national science agencies; freezes and dramatic reductions in grants to universities; and attempts to dismantle observation arrays and crucial monitoring stations. It has […]
SOUTH CAROLINA STINGRAYS AND MUSC HEALTH ANNOUNCE EXTENSION OF PARTNERSHIP
The South Carolina Stingrays and MUSC Health announced today that they will extend their partnership as the team’s official Healthcare, Hospital and Sports Medicine Provider.
10 Ways To Preserve Your DVDs And Blu-Rays For Years To Come
The end of disc-based media may be nearing, but your collection still holds a place in your heart and home. Keep it working well for years to come.
Tampa Bay Rays Must Be Aggressive at MLB Trade Deadline After Post-All-Star Skid
The Tampa Bay Rays' post-All-Star slump has only increased the urgency ahead of the MLB trade deadline. With the AL East lead shrinking, Eric Neander may need multiple impact additions, including offensive help and another frontline starter, to keep Tampa Bay in contention.
Rays' Ian Seymour: Short outing vs. Boston
Rays' Ian Seymour: Short outing vs. Boston
Yankees Rivalry Roundup: Red Sox sweep Rays doubleheader
A look at the action around the American League on July 18th.
Ex-MLB star returning to baseball after being found guilty of sexual abuse of a minor
Former Tampa Bay Rays star Wander Franco will play for the Dominican Republic in an upcoming baseball tournament.
Junior Caminero Hit By Pitch During MLB All-Star Game, But The X-Rays Negative
Tampa Bay Rays Junior Caminero left the MLB All-Star game after being hit by a pitch in the third inning.
Flow of Parkway closure detours continues to surprise local businesses
During rush hour, it took Live Drive Four nearly 40 minutes combined to cross the Rankin and Homestead Grays bridges. Despite that, business owners said things haven't slowed down.
Astronauts take first X-rays in space
A SpaceX crew scanned a hand and other body parts during a recent mission.
Rays 2026 Draft: Rounds 11-20
The back half of the MLB Draft is where we leave the bonus pool minimums behind. Some players might sign for pretty decent amounts, but it’s the wild west and most will not demand much compensation to fill the Rays org needs. Out of their 21 selections overall, the Rays took 17 pitchers, and that […]
Aaron Judge Trolls Rays Pitcher From Bench During Yankees Blowout
Judge brutally mocked Tampa Bay's struggling pitcher on Thursday
Rays Roundtable: All-Star Snubs and MLB Draft Predictions
This week's Rays Roundtable breaks down Tampa Bay's All-Star selections, the biggest snubs, and who the Rays should target with the No. 2 pick in the MLB Draft. With the AL East lead growing, the future looks bright for Tampa Bay.
Public Health Student Hollie Hagan found her calling in rural Kentucky
A high school internship at the Grayson County Health Department introduced Hollie Hagan to public health and set her on a path she never expected. Now a University of Kentucky College of Public Health student, Hagan is combining leadership experiences and rural fieldwork to prepare for a career serving communities like her hometown.
Yankees' Floundering Offense Hits New Low Vs. Rays
New York's lineup hit rock bottom in Tampa Bay this week
Recent New York Yankees Player Signs With New MLB Team
On Wednesday night, the New York Yankees played the third game of their series with the Tampa Bay Rays in Florida.The series is tied up at 1-1.Recent Yankees Player Signs With New MLB TeamAlso on Wednesday, news came out that a recent Yankees player had signed with the Los Angeles Angels.MLB.com wrote: “Los Angeles Angels […] The post Recent New York Yankees Player Signs With New MLB Team appeared first on HEAVY.
José Caballero's 3-run HR powers Yankees to 5-1 win over Rays, Cam Schlittler allows 1 hit in 8 innings
Cam Schlittler dazzles, leads Yankees to win over Rays
Eight innings of one-run ball is exactly how to start a series this big.
New York Yankees vs. Tampa Bay Rays: Series Preview
The Yankees look to turn things around in a pivotal series against the red-hot Rays.
MLB Power Rankings: Yankees slump looking like a real problem -- and Aaron Judge isn't coming to save them
Meanwhile, the Dodgers, Brewers and Rays remain in the top three spots
Walker and Paredes hit HRs, 4 pitchers combine for shutout as Astros beat Rays 2-0
Walker led off the fourth inning with his 20th home run of the season, giving him five consecutive 20-homer seasons.
Deep in the heart of Texas: Astros 10, Rays 8
Is it me, or does it feel like the Rays almost never play well on holidays? Your gut feeling would be right, as Tampa Bay is now *checks notes* 10-18 on Independence Day. The Rays used some of their big pyrotechnics early, as the hottest bat in the sport, Junior Caminero, homered AGAIN in the […]
Yordan Alvarez blasts walk-off homer on July 4 for second time in career as Astros snap Rays' 9-game win streak
Just as he did in 2022, Alvarez brought the holiday fireworks, this time with a swing that capped a two-dinger, six-RBI performance.
Platner will prioritize public health, which Collins helped to dismantle
A new television ad (paid for by “America First International Assistance”) portrays Sen. Susan Collins as protecting Maine from the Ebola virus by funding millions in scientific research. While the ad may have historical truth concerning her record (the footage appears to be several years old), Sen. Collins is a member of the Republican Senate […]
I apologize, Cedric Mullins: Rays 5, Royals 2
If you would’ve told me the Rays would convincingly sweep a team on the road two weeks ago after what I saw in person at Dodger Stadium, I’d hedge your bet. The Rays, on their first west coast swing of the season, went 1-5 and lost three straight games in one-run fashion. and in the […]
Sony will cease production of discs for new PlayStation games in 2028
New games sold for PlayStation consoles will only be available digitally and won’t be sold on discs effective January 2028, Sony has announced. The move applies to all PlayStation games released from that point on, including those made by Sony and those released by third parties. The PlayStation group calls the change “a natural direction for Sony Interactive Entertainment to adapt to consumer trends as the general preference for digital media significantly outpaces physical discs,” according to a PlayStation blog post reviewed by Game File in advance of its publication. As movies, TV and music have shifted from physical media to an age of downloads and streaming, Sony’s move could speed the demise of physical media in a gaming. The industry has offered consumers games via cartridges, cassettes, floppy discs, CDs, DVDs and Blu-Rays across a 50-year stretch. Sony has been reporting to investors in recent years that PlayStation games have been increasingly purchased as downloads, not as discs. The most recent figures show nearly four in five purchases of full games for PlayStation 4 and PlayStation 5 were purchased digitally in the past year. Stats like that may cause today’s news to carry an air of the inevitable. But Sony’s declaration for 2028 is still likely to produce a shock, as the biggest gaming platform on the planet that uses game discs leaves them behind. Discs going away, but the fate of game boxes is unknown Sony is committing to still selling games in physical retailers even after they drop discs in 2028. Just how those games will be sold—in boxes with codes inside, as cards marked with digital redemption codes—is unclear. Digital games will also continue to be sold in the online PlayStation Store. New games released for PlayStation consoles prior to January 2028 will be unaffected by the policy change, Sony says. That means the PS5 games of 2027, be they a new Madden, a new God of War, a new Call of Duty, a new Sly Cooper (one can dream?), would still potentially be offered on disc. PlayStation 6 implications Sony’s timeline for a transition to a no-disc era will also spin up more speculation about the timing and configuration of Sony’s next-generation console, the probable PlayStation 6. “This pretty much guarantees that PS6 won’t arrive until 2028 at the earliest,” Piers Harding-Rolls, senior games research analyst at Ampere Analysis tells Game File. Harding-Rolls also concludes from today’s news that “the base version of a PS6 will not include a physical media drive,” as Sony looks to keep costs down on the device. Sony itself is saying nothing about the PS6 today: not its timing, nor how it might or might not support internal or external disc drives in order to run disc-based PS4 and PS5 games, should the console be backwards compatible. The many signs this was coming Industry support for games being released on physical media has been waning. As has consumer interest in them. PC games effectively went all-digital years ago, thanks to the popularity of playing games through Steam and other digital storefronts. The Covid-19 pandemic and the lockdowns that kept much of the global population home helped shift shopping patterns toward downloads. Sony’s own data shows PlayStation game downloads being an uncommon consumer choice a decade ago and now becoming the norm. On consoles, physical media has been in such decline that Sony and Microsoft both launched their current gen Xbox Series and PS5 consoles in 2020 with cheaper versions that lacked disc drives. In early 2024, Phil Spencer, then head of Xbox, told me that ““[w]e ship games physically and digitally, and we’re really just following what the customers are doing.” He added that the game industry had become an outlier in still supporting disc-based entertainment, even as movies and TV have bailed on discs in favor of downloads and steaming: “Gaming consoles themselves have kind of become the last consumer electronic device that has a drive. And this is a real issue, just in terms of the number of manufacturers that are actually building drives and the cost associated with those. And when you think about cogs that we’re going to go put in a console—and as you have fewer suppliers and fewer buyers—the cost of the drive does have an impact.” Last year, the Nintendo’s Switch 2, which uses cartridges rather than discs, introduced the concept of game-key cards, which are physical media that contain no game, just a prompt for a download. Even disc-based games aren’t what they once were, now frequently containing just stubs of games rather than the whole thing. The website Does It Play has tested over 3000 games and found that, for example, that the disc version of this year’s hit 007: First Light, only contained the game’s first mission, with the rest needing to be downloaded. Beyond all that, last week brought the news that Grand Theft Auto VI, likely the biggest game launch this decade, will debut for PS5 and Xbox Series without a disc-based version. Today’s big news comes to you for free. Game File is a reader-supported publication. To receive new posts and ensure more of my work is possible, please consider becoming a free or paid subscriber. Subscribe Discs helped define PlayStation However the trends in entertainment may be going, it is still remarkable to see PlayStation ditch discs given their importance in PlayStation history: In the late 1990s, the first PlayStation’s support for games on relatively cheap CD-ROMs instead of traditional game cartridges allowed the upstart console to outmaneuver cartridge-based systems from Nintendo and Sega, as it drove down game prices down in the process. (The cheaper disc format even prompted Final Fantasy VII maker Square to taunt Nintendo in a magazine ad, saying that if the game was “available on cartridge, it’d retail for around $1200.”) PlayStation devices often doubled as machines for watching movies and TV on the latest disc-based formats. In the late 2000s, for example, Sony’s pricy PS3 gained traction as a go-to device for playing then-novel Blu-Ray discs. In 2013, Sony effectively roasted the digital game-sharing restrictions proposed by rival Microsoft for its upcoming Xbox One console by showing how games could be shared for the then-upcoming PS4. In a 21-second clip that has over 20 million views on YouTube, one PlayStation executive simply handed a game box—presumably with disc inside—to another, who said “thanks.” Sony’s possible motivations The PlayStation announcement today cites “consumer preferences” and a shift away from discs among “the broader entertainment industry,” but does not delve into the decision-making process that brought Sony to this point. Sony is not discussing the economics of this move (I asked!), but there are a number of potential factors: Abandoning discs will spare Sony the cost of manufacturing and shipping them, which analysts and industry veterans I spoke to said could account for $1 or so of a game’s retail price. For first-party games, that’s direct savings for Sony, though the amount is limited by the winnowing percentage of people who were even buying the disc-based versions. For third-party games, Sony could pass the savings on to partners or just retain the better profit margin for themselves. As the 2024 comments from Phil Spencer alluded to, leaving discs behind could mean leaving disc-drives behind, allowing Sony to produce consoles more cheaply. Switching to digital-only for games could diminish the risks of copies of new games leaking. It would also seemingly make second-hand sales of used games impossible, pushing more people to buy their own copies of games. These economic benefits for Sony could be boons for the games industry overall, Ampere analyst Piers Harding-Rolls tells Game File. Among other things, it could free publishers and retailers from having to worry about securing an inventory of game discs when trying to sell games, he noted. “If there is a way to streamline the business of games retail, I generally think it’s a good thing for the industry as it removes unnecessary costs,” Harding-Rolls said. “This will help offset pressure on margins from other directions – development and staffing costs for example.” Should the industry shift from game boxes that contain discs to smaller, cheaper game cards, Harding-Rolls said, that reduces pressure on publishers and retailers. “The advantage of everything going digital for the industry is that sales can be tracked much more easily and there is less commercial risk for publishers wanting to continue selling via retail,” he said. The shift to no discs will also likely impact game development timelines, as developers will no longer face the same urgency to have a build ready to submit to PlayStation for the production of a disc, as industry experts noted around GTA VI’s no-disc news last week. Instead, projects may gain weeks of development time, in the event delivery deadlines for platform approval move closer to release date. Preservationists’ likely worries While millions of gamers have shifted to digital, there are still people who associate game discs—and only game discs—with actual ownership of PlayStation games. That portion of the gaming community spoke up last week about wanting to buy a version of GTA VI that they could hold in their hands, could lend to a friend and could potentially pop into a well-preserved PS5 console three decades from now and still see it run. Such gamers didn’t want to worry that they’d merely purchased a digital copy that could lose access to the game if, say, the company behind the game someday turns of the servers that transmit downloadable copies. Digital copies of games are inherently less long-lasting, because consumers aren’t actually buying a game (on a disc), just buying access to the game. The fine print in online gaming shops notes this, as does a recent law that went on the books in California in 2025. That lasw requires game publishers doing business in the state to refrain from words like “sell” when offering digital copies of games, unless they explicitly tell consumers that what’s being sold isn’t the game itself but a potentially revocable license to access it. A Sony spokesperson noted to Game File that “[w]ith all digital content, including games, movies, and music, players are purchasing a personal license for non-commercial use.” Regarding the fears of PlayStation games being lost to time in an all-digital era, the rep also noted that Sony remains “committed to delivering experiences from past generations to the new platforms our players are using.” They noted that PlayStation has used emulation and remasters to keep offering its classic games to modern gamers. It’s true that many consumers have become accustomed to not having physical copies of new music albums or movies, but the relative precariousness of digital copies of games is in fact being highlighted today by…. Sony’s other big announcement: the upcoming closure of the PS3 and PS Vita online stores Sony said today that it will be closing the online marketplaces for its PlayStation 3 console and PS Vita handheld in most countries in July 2027 (sooner elsewhere: August 2026 for the PS3 store Mexico, Honduras and Nicaragua; late 2026 for PS3 in other Latin American countries and the Middle East). “We know this news may be disappointing to PS3 and PS Vita players who hold a special place in their hearts for this generation of gaming,” Sony said in its announcement, saying the move “was not an easy decision for us to make.” Sony said that PS3 and Vita marketplaces “are no longer able” to support modern commerce systems, prompting a “need” to close the shops and focus on more modern PlayStation platform stores. The news may spark some deja vu. Sony announced back in March 2021 that it planned to take the PS3, Vita and PlayStation Portable marketplaces offline that summer. The move would have caused some 2,000 digital-only games to become unavailable for new purchasers, according to a VGC analysis at the time. Fans complained loudly. By April 2021, Sony walked back the PS3 and Vita shop closures, with then PlayStation boss Jim Ryan saying “it’s clear that we made the wrong decision here.” This time around, Sony is giving a longer notice period in most regions. The closure of those stores is still likely to cut off access to new purchases of digital-only PS3 and Vita games. The current PlayStation 5 marketplace sells PS5 and PS4 games, as well as a selection of PS1 and PS2 games. It does not sell PS3 games, because games for that platform can’t run on the system (some are offered via a PlayStation Plus streaming option). Vita games also aren’t sold via PS5. Sony says digitally purchased PS3 and Vita games will be downloadable after the stores’ shutdowns “for the foreseeable future.” Sony’s move contrasts with Microsoft’s Xbox platform, which continues to sell and support games from all four Xbox console generations. But it puts it in line with Nintendo, which disabled purchases in the marketplace for its Wii console (a contemporary of the PS3) in 2019. Nintendo discontinued purchases in the online shop for its 3DS portable (a contemporary of the Vita) in 2023. The big questions about Sony’s 2028 post-disc era Will Microsoft follow suit, ending support for new disc-based games on Xbox platforms and therefore all game consoles, too? Whether Microsoft does or not, will third-parties that can no longer release games on discs for PlayStation, simply ditch the disc options across the board? Given the GTA VI no-disc experiment launching this November, will more game publishers decide to forgo disc-based offerings even in 2027? How will no-disc PS5/6 games be packaged and sold in brick-and-mortar retail stores? What becomes of game sharing in an all-digital era? Will Sony modify its current set-up, which currently allows some sharing of digital games across a pair of consoles, to allow more casual lending? (See for example, Nintendo’s year-old system of letting players lend a digital game to another player in a “family group” for up to 14 days.) Will there be a version of a PS6 with a disc drive? Or will a drive be offered as an add-on? And how will gamers who want to retain access to PS4/PS5 disc-based games react to whichever configurations Sony chooses to offer? What will the final disc-based PlayStation game be?
Efzimfotase alfa demonstrated improvements in bone health in treatment-naïve pediatric patients with hypophosphatasia achieving median difference of 1.67 vs placebo in RGI-C Score at week 25 in MULBERRY Phase III trial
Positive results from the MULBERRY Phase III trial showed that efzimfotase alfa (ALXN1850), an investigational enzyme replacement therapy, demonstrated a statistically significant and clinically meaningful improvement in bone health in children (2 to
Miles Bridges trade details: Hornets send athletic forward to Suns, land Grayson Allen
Phoenix and Charlotte kept the NBA offseason rolling on Sunday, reportedly agreeing to a deal involving some key role players.
Hornets send Miles Bridges to Phoenix Suns, AP source says
Guard Grayson Allen and forward Royce O’Neale would be coming to Charlotte, according to a person familiar with the deal.
Suns trade Grayson Allen, Royce O'Neale for Miles Bridges
The Suns have agreed to trade two key rotation players and a 2033 first-round pick for Hornets forward Miles Bridges and future draft capital.
Hornets reportedly trading Miles Bridges to Suns for Grayson Allen, Royce O'Neale, 1st-round pick
Charlotte continues its offseason overhaul after nearly making the NBA playoffs this past season.
Sony’s New Blu-ray & DVD Player Upscales DVDs to Near-HD Quality - Bring Your Old DVDs To Life Again
In a time when streaming services continue to raise prices, fragment content libraries, remove content, and push intrusive ads, many households are rediscovering the reliability and ownership of physical DVDs and Blu-rays. Sony has answered this shift with the release of its latest affordable disc player: the Sony BDP-S1700U. Priced at just $114.99, this sleek […]
Israel missing out on global life sciences recovery
IATI's annual report for 2025 portrays general stagnation in the Israeli industry. with one or two bright spots.
Caminero to the moon: Rays 4, D-Backs 2
Before you could grab your hot dog, popcorn, and preferred pilsner beverage, the Diamondbacks took a 1-0 lead on a Geraldo Perdomo double, Corbin Carroll single, and a whiff of a tag from catcher Hunter Feduccia. In the bottom half of the first, Junior Caminero hit a thunderous, sky-scraping blast for his sixth homer in […]
Gun access changes in Florida; DeSantis vetoes bills
Political Connections airs each weeknight at 7 p.m. on Spectrum News.
Rays' Craig Kimbrel allows 1-out, 9th-inning homer to spoil combined no-hitter against Royals
Griffin Jax Leads Rays Past Royals 5-3 as Tampa Bay Snaps Two-Game Skid
The Rays snapped their two-game skid with a 5-3 win over the Royals as Griffin Jax continued to shine in the rotation. Tampa Bay also got key contributions from Jonathan Aranda, Yandy Díaz, and Jonny DeLuca, while Bryan Baker locked down his 20th save of the season.
Yankees Rivalry Roundup: Royals drop double-digit runs on Rays
Recapping how the Yankees’ top American League opponents fared on June 23rd.
Yankees Rivalry Roundup: Royals’ Wacha outduels Rays’ Rasmussen
Recapping how the Yankees’ top AL opponents fared on June 22nd.
The Sports Report: Dodgers defeat the Twins but lose two players
The Dodgers edge the Twins, but Kyle Tucker leaves the game with back spasms and Dalton Rushing with a possible concussion.
Rays host the Nationals to start 3-game series
The Tampa Bay Rays start a three-game series at home against the Washington Nationals on Friday
Rays' Drew Rasmussen Accomplishes Impressive Feat Over Three-Game Span
What was Tampa Bay Rays' pitcher Drew Rasmussen able to accomplish of late?
Ohtani battles, Freeman powers Dodgers to sweep of Rays
LOS ANGELES — The margin for error was razor-thin all week, and on Wednesday afternoon at Uniqlo Field at Dodger Stadium, the Dodgers once again found a way to come out on top.
4 takeaways from Rays vs. Dodgers: Shohei Ohtani's Cy Young chances, Kyle Tucker's slump, the Rays' power outage and more
Shohei Ohtani allows season-high 4 earned runs and falls behind Jacob Misiorowski in ERA race, but Dodgers finish sweep of Rays
Dodgers vs. Rays game chat
Shohei Ohtani faces Shane McClanahan as the Dodgers look to sweep the Tampa Bay Rays. WEDNESDAY GAME INFO
Tampa Sports Authority rejects local attorney's claims of conflict of interest
The agency's counsel said the accused members would not see "private gain or loss” if a Rays' stadium was near their properties. Tampa resident Jared Willis, who made the allegations, vowed to press on.
Five New Sport Programs Approved by Murray State University Board of Regents
After a thorough analysis of future departmental growth and campus enrollment strategies, Murray State Athletics is proud to announce that it will be expandi...
Dodgers on Deck: Wednesday, June 17 vs. Rays
LOS ANGELES — The Dodgers play their final home weekday day game of the regular season in Wednesday’s series finale against the Tampa Bay Rays, with a 12:10 p.m. start at Dodger Stadium. Shohei Ohtani is scheduled to start on the mound, taking a sparkling 1.06 ERA — and 2.63 xERA, fourth in MLB among […]
MLB power rankings: Dodgers, Braves and Brewers make up all-NL top 3, followed by Yankees and Rays
Yankees Rivalry Roundup: Dodgers best Rays on late blast
The Yankees had one opponent of note playing on Monday, and the result was quite favorable.
Miguel Rojas' pinch-hit homer lifts Dodgers past Rays
LOS ANGELES — The crowd of 53,911 at Uniqlo Field at Dodger Stadium has seen its share of dramatic moments over the years, but on Monday night, Miguel Rojas added another memorable chapter to his growing collection of clutch performances.
The Newest UFC Fighting Game Is Great at Telling Stories, but One Big Change Also Means It Strays Further Than Ever From the Actual Sport
An impressive fighting game that strays further than ever from the sport’s reality.
Rays' Caminero leads AL third basemen in first All-Star voting update
The All-Star Game will be played July 14 in Philadelphia.
Hillsborough county attorney clarifies commissioners can't remove sports authority members
The legal opinion was requested by Commissioner Christine Miller after TSA voted to draft a letter to elected leaders seeking to prioritize Raymond James Stadium renovations over a new Rays ballpark.
Dodgers Kick Off Homestand Against Exciting Rays Team
The Los Angeles Dodgers will take on the Tampa Bay Rays in a three-game series to kick off a six-game homestand Monday.
Yankees Rivalry Roundup: Rays keep pace, M’s get shelled
Tampa wins another one while Washington trounced Seattle
Seth Rogen said he has no plans to work with James Franco
After James Franco was accused of sexual exploitation by several women in 2018, a once-close friend and fellow actor, Seth Rogen, said he had no plans to work with him again.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.