SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Series " 5,342 found 🔀 AI-powered Shuffle
Apple reveals why watchOS 27 will be limited to Apple Watch Ultra 2 and newer models
While watchOS 26 could still be installed on the Apple Watch Series 6, watchOS 27 doesn't even run on the Apple Watch Ultra. Apple explains the reasons behind this decision, and, unsurprisingly, AI is responsible for the shorter software support period.
The Worst Trades The Braves Have Ever Made
The Atlanta Braves have a long and storied history. They franchise has won five World Series in five different decades. And they’ve made a lot of big trades. Some have worked wonders in the quest for a championship. Some have backfired miserably. Here are the four worst trades in Atlanta Braves ...
Great Lakes Sports & Entertainment Network to air final Loons-Captains games Saturday, Sunday
The Great Lakes Loons will wrap up their series with the Lake County Captains this weekend, and there’s a new way to watch.
Alogic Debuts New Touchscreen Monitors and Portable Displays With Mac Support
Alogic this week unveiled a new lineup of touchscreen displays that bring touch and stylus functionality to Macs, including the FOKUS interactive touchscreen series, the Aspekt Touch 27" monitor, and new Folio portable touchscreen displays. Aspekt Touch 27" While Apple has yet to release a touchscreen Mac, Alogic has established itself as one of the few display makers offering touch-enabled monitors designed to work with macOS.
Where to watch Milwaukee Brewers vs. Atlanta Braves: Live stream, start time, TV channel, odds for Friday, June 19
Jacob Misiorowski and the Brewers start a three-game series against the Braves.
Nothing CMF Phone is a RAMageddon casualty, memory now the most expensive component
Nothing’s CMF Phone series has released two models thus far and, at least for now, won’t be getting a third,...
Apple Explains Why watchOS 27 Drops Support for So Many Models
Apple today detailed why five Apple Watch models will miss out on watchOS 27 and the new Siri AI features that come with it. The Apple Watch Series 6, 7, 8, SE 2, and the original Apple Watch Ultra will not receive watchOS 27, and will only get basic security updates going forward. With the update, Apple is effectively dropping three years' worth of device support in a single software update, which is unprecedented for the product line.
Earthshine: imaging the Moon for science
This image is part of a series captured by ESA astronaut Sophie Adenot for the European Earthshine experiment, which investigates whether we can measure how much sunlight Earth reflects by using the Moon as a natural projection screen.
Rays host the Nationals to start 3-game series
The Tampa Bay Rays start a three-game series at home against the Washington Nationals on Friday
Analysis: What the missing center has meant for the Supreme Court
For more than a half century, the Supreme Court was anchored by a series of conservative centrists who controlled the most anticipated end-of-term rulings in June, pragmatic justices like Sandra Day O’Connor and Anthony Kennedy.
Royals take series opener as offense continues to surge
But Bobby Witt Jr. leaves early with right knee discomfort
Men's College World Series: Everything you need to know before North Carolina vs. Oklahoma in the finals
“Underestimated” premieres July 16 on Palmetto Sports & Entertainment
WIS 10 announced today to be the exclusive broadcast partner for Underestimated: A Lower Richland Football Story, a six-part, one-hour cinematic docuseries
Comic Carlos Mencia arrested on suspicion of felony tax evasion
Comedian Carlos Mencia, who broke out in the early 2000s with his Comedy Central series 'Mind of Mencia,' was arrested Thursday morning in Los Angeles on suspicion of a dozen felony tax evasion counts.
Game Thread: White Sox (38-34) at Yankees (45-27)
Chicago seeks series salvage against New York
Series Preview: Milwaukee Brewers @ Atlanta Braves
Crew hits road to take on NL East-leading Braves
Brewers drop series finale to Guardians, 4-2
Bullpen squanders lead as offense fails to come through with big hit late
NJ Senate approves penalties for political violence
After a series of high-profile political killings rocked the nation, New Jersey lawmakers seek to heighten penalties for political violence.
Türkiye’s Democratic Breakdown: Authoritarian Consolidation and the Sources of Resilience
Lessons from Global Democratic Resistance is a public panel series that brings together frontline activists, civic leaders, institutional actors, and field‑informed scholars to examine how democratic actors have resisted, responded to, and learned from democratic backsliding across countries. The series aims to identify practical lessons and comparative insights for those defending democracy today and is organized by the Carnegie Endowment for International Peace in collaboration with the Ash Center for Democratic Governance at the Harvard Kennedy School; the Cornell Center on Global Democracy; Perry World House at the University of Pennsylvania; the Kellogg Institute for International Studies at the University of Notre Dame; the Democratic Futures Project at the University of Virginia; Stanford’s Center on Democracy, Development and the Rule of Law.
PAHO Executive Committee concludes 178th session with key decisions to strengthen health across the Americas
Washington, D.C., 18 June 2026 (PAHO) – The 178th Session of the Executive Committee of the Pan American Health Organization (PAHO) concluded today after four days of discussions on the Region's most pressing public health priorities, with Member States approving a series of strategies, plans of action and resolutions that will help strengthen health systems, improve preparedness for health emergencies, and expand access to essential health services across the Americas.
Where to watch Chicago White Sox vs. New York Yankees: Live stream, start time, TV channel, odds for Thursday, June 18
The Yankees and White Sox finish up their series in the Bronx.
In Good Health: The Matter Of Male Fertility
When a couple struggles to conceive, the assumption is often that there is something wrong with the woman. Women are evaluated for infertility far more often than men. But male factor infertility accounts for about half of all infertility cases. And when that’s the case, men are less likely to talk about it, seek support, or even get tested in the first place. In this installment of our “In Good Health” series, we talk about male infertility — what causes it, what can be done about it, and what it’s like to go through it.Find more of our programs online. Listen to 1A sponsor-free by signing up for 1A+ at plus.npr.org/the1a.
“Underestimated” premieres July 16 on Palmetto Sports & Entertainment
WIS 10 announced today to be the exclusive broadcast partner for Underestimated: A Lower Richland Football Story, a six-part, one-hour cinematic docuseries produced by Kendall Projects Media and Design Company.
“Underestimated” premieres July 16 on Palmetto Sports & Entertainment
WIS 10 announced today to be the exclusive broadcast partner for Underestimated: A Lower Richland Football Story, a six-part, one-hour cinematic docuseries produced by Kendall Projects Media and Design Company.
The Tricky Politics of Revenue
Our nation’s fiscal trajectory is unsustainable, in part due to the decline in revenue collection stemming from a series of tax cuts. Often enacted with bipartisan support, these tax cuts have severely damaged the linkage between economic growth and revenue flows to the U.S. Treasury. The result: Ev
Rockstar quietly gives us probably our best look at GTA 6's Vice City yet
Rockstar has also shared the cover art and more official images along with the pre-order release date for GTA 6 on PS5 and Xbox Series X/S.
Digimon Story: Time Stranger free update launches July 9, adds Terriermon Assistant, Graphics Mode options, more
Publisher Bandai Namco and developer Media.Vision will release a free update for Digimon Story: Time Stranger on July 9 for PlayStation 5, Xbox Series, and PC, and at launch for Switch 2 and Switch…
The Grinch 2: Saving Christmas announced for PS5, Xbox Series, PS4, Switch, and PC
Publisher Outright Games and developer Casual Brothers, in cooperation with Dr. Seuss Enterprises, have announced adventure game sequel The Grinch 2: Saving Christmas. It will launch for PlayStatio…
Pokémon News Weekly Roundup: Champions Free Gifts, Worlds Promos and PokémonXP Reveals
Welcome to your ‘other’ Pokémon News Weekly Round Up, volume 1! Each week I’ll round up the best Pokémon news (that isn’t Pokémon GO related) from around the globe and other games, and share it here. Pokémon Champions kicks off the Monthly Challenge Series starting with June 2026! This competition takes place Friday, June 26, […]
12 Reasons to Wait for the iPhone 18 Pro
We're only three months out from the launch of Apple's premium next-generation smartphone lineup, and while we're not expecting a sea change in terms of functionality, there are still several enhancements rumored to be coming to the iPhone 18 Pro and iPhone 18 Pro Max. One thing worth noting is that Apple is reportedly planning a major change to its iPhone release cycle this year, adopting a two-phase rollout starting with the iPhone 18 series.
Happy Hour and humor with a local historian
Join the Key West Art & Historical Society for the next installment of Happy Hour with the Historian series at 5 p.m. on Thursday, June 18, featuring Cori Convertito at
A “Survivor” animated movie is in the works
Host Jeff Probst explained that the adaptation of the reality series will be in the animal kingdom.
June 2026 update is rolling out to the Galaxy S24 series
Samsung has started rolling out the June 2026 security update for the Galaxy S24, Galaxy S24+, and the Galaxy S24 Ultra in South Korea.
Red Sox Best Trades In Team History
The Boston Red Sox have a long and storied history. They’ve won nine World Series, including four since 2004. The first five championships came over 100 years ago. They’ve been around for a long time. And they’ve made a lot of big trades. Some have worked wonders in the quest for a championship. ...
'They kind of avoid the area': Local restaurants see less business during College World Series
Local restaurants said business has been slower during the biggest College World Series in 15 years.
Netflix cancels the Duffer Brothers-produced 'The Boroughs' after 1 season
Less than a month after premiering, the sci-fi series 'The Boroughs' has been canceled.
North Carolina will head to the CWS finals for 1st time since 2007 after knocking out West Virginia
Owen Hull had a triple and two doubles among his four hits, Gavin Gallaher had four hits and four RBIs and North Carolina beat West Virginia 12-7 to advance to the College World Series finals for the first time since 2007.
Mize returns but Tigers can’t solve Astros’ pitching
The Tigers dropped a second close game in a row and lost the series.
Radial Entertainment’s new Blue Ant Media distribution deal
Radial Entertainment, operator of the largest independent catalog of film and television in the industry, today announced a new distri | Radial bought streaming rights to three new true crime series: “History Unsolved: The Investigation Files,” “Last Night Out” and “Fatal First Dates.”
USA Lacrosse Docuseries Wins Cynopsis Sports Award
Behind the Shield, a seven-part docuseries following the 2025 U.S. Men’s Lacrosse U20 team, won the 2026 Cynopsis Sports Award in the Best Sports Team/Event/Competition Documentary or Docuseries category.Watch Behind the ShieldThere were more than 30 categories in this year’s Cynopsis Sports Awards, recognizing an exceptional group of organizations, teams and individuals driving innovation, creativity and impact across the sports industry.
Rockstar Announces Free PS5 And Xbox Series X/S Upgrade For Grand Theft Auto V
Owners of GTA V on last-gen hardware will be able to play the current versions free of charge.
Science, Public Health, and the Politics of Truth
Presented as part of the McCloskey Speaker Series.Peter Hotez, M.D., Ph.D., professor and dean of the National School of Tropical Medicine at Baylor College of Medicine, joins the Aspen Institute for a keynote lecture on the intersection of science, medicine, and public trust. A leading authority on vaccines and neglected tropical diseases, Hotez reflects on the challenges facing public health today, the growing politicization of science, and what it will take to rebuild trust in scientific institutions in the years ahead.Paepcke Auditorium, doors at 5:00 pmRegistrationThis event is free and open to the public, but registration is required, and capacity is established on a first-come, first-served basis. Once an event is at capacity, we will have an in-person waitlist at the door.Public registration is now open for summer 2026. Please click here to register.ParkingParking is very limited. Please carpool, walk, bike, or ride RFTA.Book signing will immediately follow the event. To learn more about his book or to order a copy, please click here.
Science, Public Health, and the Politics of Truth
Presented as part of the McCloskey Speaker Series.Peter Hotez, M.D., Ph.D., professor and dean of the National School of Tropical Medicine at Baylor College of Medicine, joins the Aspen Institute for a keynote lecture on the intersection of science, medicine, and public trust. A leading authority on vaccines and neglected tropical diseases, Hotez reflects on the challenges facing public health today, the growing politicization of science, and what it will take to rebuild trust in scientific institutions in the years ahead.Paepcke Auditorium, doors at 5:00 pmRegistrationThis event is free and open to the public, but registration is required, and capacity is established on a first-come, first-served basis. Once an event is at capacity, we will have an in-person waitlist at the door.Public registration is now open for summer 2026. Please click here to register.ParkingParking is very limited. Please carpool, walk, bike, or ride RFTA.Book signing will immediately follow the event. To learn more about his book or to order a copy, please click here.
Albertsons launches branded entertainment series with P&G
Albertsons launches branded entertainment series with P&G
Toronto Blue Jays and Boston Red Sox play in game 2 of series
The Toronto Blue Jays take a 1-0 advantage into the next game of the series against the Boston Red Sox.
Twins 12, Rangers 2: 17 hits secure a series win
The lineup provided more than enough run support for Zebby Matthews as the Twins blowout the Rangers.
Dodgers on Deck: Wednesday, June 17 vs. Rays
LOS ANGELES — The Dodgers play their final home weekday day game of the regular season in Wednesday’s series finale against the Tampa Bay Rays, with a 12:10 p.m. start at Dodger Stadium. Shohei Ohtani is scheduled to start on the mound, taking a sparkling 1.06 ERA — and 2.63 xERA, fourth in MLB among […]
“The Five Star Weekend” cast on how women are 'siloed' away from each other in Hollywood — but not on their show
Jennifer Garner, Gemma Chan, Regina Hall, D'Arcy Carden, and Chloë Sevigny star in the upcoming Peacock series based on Elin Hilderbrand's best-selling novel.
'House of the Dragon' season 3 reviews: What critics are saying
The first reviews are in for 'House of the Dragon' season 3, with many critics applauding the HBO series' epic battles and dramatic character developments.
Jeff Bezos Just Raised $12 Billion. He’s Betting His Newest Business Will Create the Next Elon Musk or Henry Ford
Jeff Bezos is back in an operating seat for the first time since stepping down from Amazon (NASDAQ:AMZN), pointing a $12 billion war chest at what he calls the engine of civilizational wealth: invention itself. In a CNBC interview on June 11, 2026, Bezos and co-CEO Vik Bajaj outlined Prometheus, a Series B round raising ... Jeff Bezos Just Raised $12 Billion. He’s Betting His Newest Business Will Create the Next Elon Musk or Henry Ford
Toledo announces lineup for new live concert series
The Levitt BLOC Toledo Music Series was made possible thanks to a multi-year Levitt Music Series grant that was awarded to the city.
Red Sox start 3-game series with the Blue Jays
The Boston Red Sox host the Toronto Blue Jays to begin a three-game series.
Yankees news: Rice, Caballero go deep to take Toronto series
Yanks win first series in Toronto since 2023; no catching “yet” for Rice; Dominguez’s long day ends in long ball; remembering Al Closter.
Foxwoods Launches SummerFest 2026 With Gaming, Entertainment, Dining Events
Foxwoods Resort Casino has announced SummerFest 2026, a season-long series of gaming promotions, live entertainment, dining events, and resort experiences running through late August.
Jalen Brunson sends blunt Victor Wembanyama message during Knicks toast
Jalen Brunson sent a blunt message to Victor Wembanyama during the New York Knicks’ title celebrations, and the moment quickly spread across social media. Throughout the NBA Finals, the Knicks guard had steered clear of any public back-and-forth with the San Antonio Spurs star despite several flashpoints during the series.
GitHub's AI surge pushes Microsoft into Amazon's arms
Microsoft is adding AWS capacity to GitHub after AI-driven growth strained infrastructure and triggered a series of reliability issues.
Bronzeville Businesses Still Cleaning Up After Violent Storms, Water Main Break
BRONZEVILLE— Multiple Bronzeville businesses are still cleaning up from a series of severe storms last week, with fallout including a busted water main
Just Do GOOD Entertainment selects Lexington, Kentucky region as next filming location for hit series "Finding Kindness"
Winchester, KY — Award-winning content creation company Just Do GOOD Entertainment has selected the Lexington, Kentucky area as the backdrop for its next inspiring production. Co-founders and executive producers Monty […]
Dodgers Kick Off Homestand Against Exciting Rays Team
The Los Angeles Dodgers will take on the Tampa Bay Rays in a three-game series to kick off a six-game homestand Monday.
"Three Women and Me" Launches a Bold New Health Media Platform Designed to Change the Conversation Around Women's Health and the Issues Families Face Every Day
Award-Winning Producer Charles Mattocks and Bionic Bloom's own Dr Angela Fisher- Join Heather Reilly Hiemstra, Dr. Jenny Vaughn-Curtman, and Dr. Cathleen Gerenger, for a Powerful New Television Series and Podcast Featuring World-Renowned Experts, ...
No iPhone 18 This Year, Apple Supplier Comments Seemingly Confirm
Apple's standard iPhone 18 model will launch in early 2027, based on comments from a partner in the company's supply chain that appear to corroborate rumors of a delayed spring release for the base model. Apple typically works on an annual smartphone launch cycle where it releases the entirety of its latest flagship iPhone series in the fall, usually around mid-September. That appears set to change this year, however.
Yankees Birthday of the Day: Andy Pettitte
The southpaw was a steady, consistent member of the ‘Core Four’ that brought the Yankees their last five World Series rings.
Voter Voices: Longtime poll watcher has seen problems, politics
"Voter Voices" is a series of Mississippians sharing their thoughts on voting rights, the state's history of voter suppression and the new gerrymandering push embroiling Mississippi, the South and the nation.
UFC 6 reveals Xbox achievements for lovers of mixed martial arts
The UFC 6 Xbox achievements have been revealed, showing off a list of fun Gamerscore to earn in this popular mixed martial arts sports series.
Haiti’s World Cup dream is bigger than sports
Official MLS highlights, classic matches, video series and features.
Requiem Creative Wins Multiple Golden Trailer Awards, Earns Clio Entertainment Honors, and Emerges as One of Entertainment Marketing’s Fastest-Rising Agencies
Rapidly growing entertainment marketing agency recognized across theatrical, streaming, television, gaming, music, and digital campaigns less than two years after launchLOS ANGELES, June 15, 2026 (GLOBE NEWSWIRE) -- Requiem Creative, the Los Angeles-based entertainment marketing agency operating within the Ramsey Theory Group portfolio, today announced a series of major industry accolades, including Golden Trailer Awards wins, Clio Entertainment finalist honors, and numerous nominations spanning
I Just Realized Why 'Sweet Magnolias' Star Heather Headley Looks Familiar and I Can't Believe It Took Me So Long
Heather Headley is back as Helen in Sweet Magnolias season 5, but there's a good chance you've seen her in another hit Netflix series before. Here's where you recognize the actress from and why her face feels so familiar.
Platner's support reflects a changing party in the Trump era
Democrats are rallying behind Maine Senate candidate Graham Platner despite a series of controversies that might have derailed a Democratic campaign during the height of the #MeToo movement.
The Relic: First Guardian launches July 31 for PS5 and PC, later this summer for Xbox Series and Switch 2
Dark fantasy Soulslike action RPG The Relic: First Guardian will launch for PlayStation 5 and PC via Steam on July 31, followed by Xbox Series and Switch 2l later this summer, publisher Perp Games …
InStride Health lands $30M series C to expand pediatric mental health services
InStride Health, a provider of specialty mental healthcare to children, teens and young adults, landed $30 million in series C funding to fuel its growth as it expands to new markets and broadens i | InStride Health, a provider of specialty mental healthcare to children, teens and young adults, landed $30 million in series C funding to fuel its growth as it expands to new markets and broadens its network of payer partners.
'All or Nothing: Manchester United' documentary coming to Prime Video in 2027
Prime Video's access-all-areas docuseries will follow the Premier League's most successful club through a transformative 2026/27 season.
HMNC Brain Health announces $50 million first closing of Series B financing and a strategic partnership with MEDICE
Financing will accelerate the development of HMNC’s neurosciences portfolio, including Phase 3-readiness activities for Ketabon (KET01) and Nelivabon (BH-200)Agreement grants MEDICE exclusive European commercialization rights for KET01, with tiered double-digit royalties and significant milestone payments MUNICH, Germany, June 15, 2026 – HMNC Brain Health ("HMNC" or the "Company"), a clinical-stage neuroscience company, today announced the successful $50 million first closing of its Series B fin
Commentary: ‘Scary Movie’ cements Hollywood’s spoof comedy renaissance
When "Scream 7" arrived in theaters in February, the Ghostface turning heads wasn’t from the horror hit itself but from "Scary Movie." The trailer for the long-running parody series’ sixth
I tested out side hustles for 100 days. There are 3 I still use.
A content creator posted a TikTok series about making $100 a day for 100 days using side hustles. Three years later, she still uses three of them.
Not lost in frustration: African youth in politics
Young Africans are finding new ways to be heard. Is this the future of politics? Watch the series: Not lost in frustration.
North Canyon Medical Center and All Access Hosted by Andy Garcia Highlight Rural Healthcare Infrastructure and Advanced Robotics
As rural medical facilities face increasing operational challenges, North Canyon Medical Center joins the award-winning series, "All Access Hosted by Andy Garcia," to explore how technical innovation and organizational agility stabilize local economies and healthcare access.
‘Ponies’ merges comedy with a gritty spy story in TV dramedy
The Peacock series “Ponies” starring Emilia Clarke and Haley Lu Richardson blends comedy and drama as widows of CIA operatives become intelligence assets in the 1970s Soviet Union.
'Ponies' merges comedy with a gritty spy story in TV dramedy
The Peacock series “Ponies” starring Emilia Clarke and Haley Lu Richardson blends comedy and drama as widows of CIA operatives become intelligence assets in the 1970s Soviet Union | KMBZ
'Ponies' merges comedy with a gritty spy story in TV dramedy
The Peacock series “Ponies” starring Emilia Clarke and Haley Lu Richardson blends comedy and drama as widows of CIA operatives become intelligence assets in the 1970s Soviet Union. Despite its
Banff: Muse Entertainment Expands in Unscripted Series Adaptations
'The Kennedys' miniseries producer has inked a first-look deal with The Walrus for potential documentary projects to be shopped in the Canadian Rockies this week.
Muse Entertainment Expands in Unscripted Series Adaptations
'The Kennedys' miniseries producer has inked a first-look deal with The Walrus for potential documentary projects to be shopped in the Canadian Rockies this week.
North Carolina gains inside track to College World Series finals with 5-2 win over West Virginia
Buehler, newcomers propel Padres over Orioles for series win
BALTIMORE -- What seemed like a downward spiral just over a week ago now appears to be a "next man up" culture shift that has San Diego looking up — at least for now.
Troy rallies, ousts Ole Miss at Men's College World Series
With a four-run seventh inning Sunday in Omaha, Nebraska, Troy and its potent offense kept the program's first Men's College World Series appearance going with a 12-8 victory over Ole Miss in an elimination game Sunday, as the Trojans improved to 39-31.
UNC vs. West Virginia live blog, updates, highlights and more
The Tar Heels face West Virginia in the College World Series winners' bracket. Follow along on our live blog.
'ANTM' stars shade Tyra Banks for suing Netflix over docuseries editing: 'Now she knows how we feel'
'America's Next Top Model' stars Angelea Preston and Adrianne Curry shaded Tyra Banks' Netflix lawsuit over editing and an alleged false narrative: 'Now she knows how we feel,' Preston tells EW.
Pirates Lose Another Skenes Start, Drop Series to Marlins
PITTSBURGH — The Pittsburgh Pirates had who they wanted on the mound in Sunday’s rubber match against the Miami Marlins […] The post Pirates Lose Another Skenes Start, Drop Series to Marlins appeared first on Pittsburgh Baseball Now.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Cowboys countdown to kickoff: Top 100 iconic games
We countdown 100 days until kickoff with a series of the most iconic games in Cowboys history. Today is Day 91
The 50 most-watched TV series finales of all time
Stacker ranked the top 50 most-watched TV series finales, according to Nielsen Ratings. See how "Game of Thrones" compares to "Seinfeld" and "M*A*S*H."
Detroit Tigers series finale rained out vs Cleveland Guardians
The Detroit Tigers' game Sunday, June 14, against the Cleveland Guardians was postponed due to weather, pushing Casey Mize's return from the IL back.
Seth Rogen recalls first day back on 'The Studio' after Catherine O'Hara died: 'We didn't know what to do'
The series star and co-creator said he hoped she would be able to return to the show amid her cancer battle.
Intel to launch Core 200 "Raptor Lake Next" in 2027 for LGA-1700 socket
Series 2 Intel® Core Processors, it has been known since April really.
Rayman Legends Retold interview: developer on origins, engine, new content, Kung Foot's big return, and more
If you somehow missed the news, Rayman is back – at least with a remake. Ubisoft has returned with a brand new take on the series’ most recent mainline release, Rayman Legends. It’s actually been thirteen years since we originally saw Rayman Legends. Ubisoft has now returned to this one with a full graphical overhaul that’s now in 3D /...
Sonic Team head wants all Sonic games on modern platforms, would "magically do it" if possible
If Sonic Team head Takashi Iizuka had his way, he’d have all modern Sonic the Hedgehog games on modern platforms. Iizuka was speaking with Jeremy Klinger about various topics pertaining to the series. At one point, he was asked to select the one game he’d remake if given the opportunity. In response, Iizuka mentioned that he’d love to be able...
Cowboys countdown to kickoff: Top 100 iconic games
We countdown 100 days until kickoff with a series of the most iconic games in Cowboys history. Today is Day 92
Forgotlings for PS5, Xbox Series launches June 18
The PlayStation 5 and Xbox Series versions of 2D cinematic side-scrolling action adventure game Forgotlings will launch on June 18, publisher Hitcents and developer Throughline Games announced.
Shohei Ohtani sits Friday with left knee inflammation
Shohei Ohtani did not play in Friday’s series opener in Chicago after leaving Thursday’s game in Pittsburgh with left knee inflammation. Ohtani got an MRI on his left knee with showed “normal wear and tear,” manager Dave Roberts told reporters Friday in Chicago. “With the travel, just to give him an extra day. My hope […]