SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Holds " 756 found 🔀 AI-powered Shuffle
SF Supervisor Jackie Fielder holds first town hall after mental health leave
San Francisco Supervisor Jackie Fielder attended her first town hall meeting in three months following a leave of absence.
Democratic socialist Francesca Hong tests how far left voters will go in battleground Wisconsin
Over the last month, Democratic socialists have notched victories in the liberal strongholds of New York City, Washington, D.C., and Denver.
Students Connect NASA Science With Indigenous Knowledge to Study Coastal Erosion
For the Pleasant Point Passamaquoddy Reservation, or Sipayik, the ocean has always been a teacher. Situated in what is known as Downeast Maine, along the shores of Passamaquoddy Bay, generations of Indigenous people have lived along the coast, learning from the tides, the land, and their elders. But today, the shoreline is changing more rapidly. Coastal erosion is slowly taking land away. Land that already holds a history of loss.
Meta Platforms Is Entering the Neocloud Business. Here's Why CoreWeave Investors Should Not Worry.
CoreWeave stock holds competitive advantages that can solidify its business.
Images of JES Health Services opening their Welding Training course
JES Health Services holds a ribbon cutting for their new welding training facility in Montgomery.
Media Release: Financial Worries Rise and Match Health Concerns as Cost-of-Living Pressures Mount in 2026
MUNICH, July 06, 2026--Households around the world are feeling the strain of the rising cost of living, with financial pressure increasingly shaping everyday choices and long-term confidence. Finances and health are now tied as the top global worries, at 48% each, followed by concerns about the future at 35%, according to consumer surveys in 10 countries published in "The Allianz 3am Report 2026."
Analyst Names Jaguars’ ‘Most Promising Building Block’
Despite Trevor Lawrence's MVP-caliber rise, a surprising two-way star emerges as Jacksonville’s ultimate cornerstone. Discover why this versatile playmaker holds the key to the franchise's long-term dominance.
2026 World Cup: Short-handed England holds off Mexico at home behind 2-minute Jude Bellingham brace
11 US states where the 30% housing rule still holds up
The 30% rule for buying a home still works in these 11 states — but not a single one is in the South.
Governor Moore Announced Energy Assistance To Lower Utility Bills for 200,000 Maryland Households, Wrote On How To Improve Young Men’s Mental Health, Applauded SCOTUS Decision To Uphold Birthright Citizenship, And A Local Farmer Said ‘Gov. Moore Takes Action For Farmers’
This past week, Governor Wes Moore announced energy assistance programs to help lower utility bills for 200,000 Maryland households, published an opinion piece on how to improve young men’s mental health, applauded the SCOTUS decision to uphold birthright citizenship, and a local farmer applauded his work to secure a USDA Secretarial Disaster Declaration. Governor Moore […]
You won’t be able to buy new PlayStation games on discs starting in 2028
It's is a massive step toward the dissolution of physical media in games, since PlayStation holds the biggest share of the console market.
Federal Reserve Chair Warsh emphasizes political independence, signals focus on inflation
In remarks at a central bank conference in Sintra, Portugal, Warsh said that if businesses or households thought the Fed would accept inflation above 2%, “I guess they'd be disappointed. We're going to deliver price stability.”
Iowa's U.S. Senator Ernst holds final Small Business Expo
Iowa Senator Joni Ernst says a bill she co-sponsored has closed loopholes in two federal programs that award military contracts to small businesses that are engaged in research and development and technology. Ernst, a Republican from Red Oak, is chair of the U-S Senate Committee on Small Business and Entrepreneurship. “We’re really proud that we […]
Only the midwest saw US population growth in every state. Will new residents change its politics?
Lower costs in Indiana, Iowa, Kentucky and Ohio raise questions about whether Republican strongholds will shift
US cooking oil market shrinking due to Ice pressures on Latino households, Mazola owner says
Economic squeeze and anti-immigration raids have hit Hispanic communities, prompting people to shop online and reuse oil
How eggs became the latest campaign issue in Texas' Senate race
Republican Ken Paxton says his settlement holds producers accountable. Democrat James Talarico says Republicans still haven't lowered grocery bills.
Algeria to vote in test of post-Hirak political landscape
Algeria holds legislative elections amid debates over reform, turnout and political stability.
Microsoft set to cut thousands of jobs next week, spanning Xbox, sales and consulting
Microsoft is preparing another round of layoffs, spanning Xbox, sales and consulting, as it holds down operating costs while pouring more than $100 billion into AI infrastructure.
Supreme Court upholds transgender sports bans: What to know and what’s next
The Supreme Court on Tuesday upheld state bans on transgender students playing on girls sports teams, delivering another blockbuster setback to trans youth and their families in a decision that is likely to sustain similar laws in about half of the nation.
Supreme Court upholds transgender sports bans: What to know and what’s next
The Supreme Court on Tuesday upheld state bans on transgender students playing on girls sports teams, delivering another blockbuster setback to trans youth and their families in a decision that is likely to sustain similar laws in about half of the nation.
Fox News Poll: Maine Senate race is tight, with concerns about both candidates
Susan Collins holds a slim 3-point lead over Graham Platner in Maine, but a 15-point enthusiasm gap among Democrats keeps the race competitive.
Supreme Court upholds birthright citizenship, rejecting Trump’s proposed limits
WASHINGTON (AP) — A divided Supreme Court on Tuesday upheld a broad conception of birthright citizenship, rejecting President Donald Trump’s executive order declaring that children born to people who are in the United States illegally or temporarily are not American citizens. The justices relied on a long-settled understanding of the 14th Amendment, adopted after the […]
Supreme Court upholds principle that almost all born on U.S. soil are American
If the court had struck down birthright citizenship and upheld President Donald Trump’s executive order, the ruling would have had sweeping political, economic and social ramifications.
SCOTUS protects girls in sports, upholds biological reality
A trans athlete keeps winning girls' state titles in California. The Supreme Court just made sure 27 other states don't have to allow it.
Gov. Little celebrates U.S. Supreme Court’s decision upholding protections for women’s sports
Boise, Idaho – Governor Brad Little commented today on the U.S. Supreme Court’s decision in Little v. Hecox. The ruling upholds Idaho’s ban on men participating in women’s sports. “Idaho was the very first state to ban men from participating in women’s sports with the passage of the Fairness
US Supreme Court upholds bans on transgender women in female school and college sports
It rules that states can ban transgender athletes from competing in women's and girls' sports.
Supreme Court upholds laws banning transgender females from school sports teams
The ruling could impact 25 other states with similar laws
Supreme Court upholds state laws banning transgender athletes
The Supreme Court on Tuesday issued a decision to uphold state laws barring transgender girls and women from playing on school athletic teams.
Supreme Court upholds laws banning trans athletes from women's sports
The 6-3 ruling upholds state laws in Idaho and West Virginia.
Supreme Court upholds bans on transgender athletes participating in women and girls' sports
Justice Brett Kavanaugh, who has long coached his daughters' and other girls basketball teams at school, wrote the court's majority opinion.
Supreme Court upholds state laws banning transgender girls and women from school sports
The Supreme Court upheld state laws banning transgender girls and women from school athletic teams on Tuesday.
Supreme Court upholds state bans at center of transgender sports debate
WASHINGTON – The Supreme Court upheld state bans on transgender athletes, a ruling with major implications for Arizona and 26 other states with laws restricting participation in school sports.
Supreme Court upholds state bans on transgender athletes in girls' and women's sports
Supreme Court Upholds Bans On Transgender Women In Sports
The ruling will impact laws in more than 25 states.
Supreme Court upholds state bans on transgender athletes in girls and women's sports
The ruling on a pair of separate cases from Idaho and West Virginia could carry far-reaching implications for transgender rights.
Supreme Court upholds state transgender sports bans
In the latest of a string of losses for LGBTQ rights, the high court allowed states to bar transgender athletes from girls’ and women’s sports.
US supreme court upholds laws excluding trans women from competing in female sports
Justices voted to overturn judgements issued by lower courts in favor of trans students who sued after being barred from competing in West Virginia and Idaho
Trump unloads after Supreme Court upholds late mail-in ballots in Mississippi
Trump slams Supreme Court ruling allowing late mail-in ballots, demands Congress pass the SAVE Act requiring voter ID and proof of citizenship.
Supreme Court says Fed's Lisa Cook can keep her job for now, but it upholds other Trump firings
The Supreme Court on Monday dramatically expanded presidential power, upholding President Donald Trump’s firings of the heads of independent federal agencies with one important exception, the Federal Reserve.
DMC Sinai-Grace holds 2nd annual health fair with free screenings, food, entertainment
DMC Sinai-Grace Hospital is taking patient care beyond the hospital walls and into the heart of the Detroit community.
DMC Sinai-Grace holds 2nd annual health fair with free screenings, food, entertainment
DMC Sinai-Grace Hospital is taking patient care beyond the hospital walls and into the heart of the Detroit community.
Colorado’s regulations should address policy challenges only as truly needed
As Colorado approaches its 150th birthday, we should remember its first 100 years were characterized by repeated boom-and-bust economic cycles. Dependence on mineral extraction and agricultural commodity prices was subject to the volatility of these markets. In 1972, as I arrived in Denver with Ma Bell, 40,000 metro households were waiting for dial tone since […]
Austrian GP: George Russell holds off Max Verstappen to end winless streak and reinvigorate title bid
Sony’s New Blu-ray & DVD Player Upscales DVDs to Near-HD Quality - Bring Your Old DVDs To Life Again
In a time when streaming services continue to raise prices, fragment content libraries, remove content, and push intrusive ads, many households are rediscovering the reliability and ownership of physical DVDs and Blu-rays. Sony has answered this shift with the release of its latest affordable disc player: the Sony BDP-S1700U. Priced at just $114.99, this sleek […]
Costs of Iran war will linger despite conflict's end, experts say
The effects of the war and other factors driving inflation are likely to stick around for months, experts say, presenting an ongoing challenge to American households.
Stephenson Business Center highlights local vendors, gives back to community
The Stephenson Business Center holds a community event Saturday with dozens of vendors and some giveaways for area residents.
Trump admin rule puts reproductive health care for 160K Pa. patients at risk, lawsuit says
Spotlight PA is an independent, nonpartisan, and nonprofit newsroom producing investigative and public-service journalism that holds power to account and...
Nebraska Hispanic Chamber of Commerce holds networking event for Omaha businesses
Watch: Omaha business leaders met at Mexico's consulate to network with the Nebraska Hispanic Chamber of Commerce
What your sleep schedule says about your health
From the time you naturally wake up to how long you actually sleep, your schedule holds clues about your heart, hormones, mental health, and longevity
Black Health and Wellness Association holds event to provide healthcare options in North Omaha
Watch: The Black Health and Wellness Association hosted a community night to provide healthcare resources for North Omaha residents.
Sweden and WHO launch new long-term initiative to transform Ukraine’s health system
WHO and the Swedish International Development Cooperation Agency (Sida) have launched a new multi-year cooperation project to support the long-term recovery and transformation of Ukraine’s health system. The new project, “Ukraine’s Health System Transformation Initiative: Strengthening Health Governance, Health Financing and Service Delivery for Long-Term Recovery”, was launched at the Ukraine Recovery Conference 2026 in Gdansk, Poland on 26 June, and will run from June 2026 to 2029. Sweden will contribute approximately US$ 26 million (240 million Swedish krona) to support this project. This contribution forms part of Sweden’s broader support to Ukraine through the Team Europe approach, which brings together the European Union, its Member States, and key partners such as the European Commission’s Directorate-General for Enlargement and Eastern Neighbourhood and Enabel, and WHO as lead health agency, to support Ukraine’s recovery, reform agenda and European integration.“Ukraine’s health recovery cannot be measured only by what is rebuilt, but by whether people can count on the health system when they need it most. The scale of the task is immense, with health reconstruction and modernization needs estimated at US$ 19.4 billion over the next decade. Sweden’s US$ 26 million contribution to Ukraine’s Health System Transformation Initiative is a timely investment in the institutions, financing and services that will support Ukraine’s long-term recovery and European integration. WHO remains a trusted partner of the Government of Ukraine in advancing this process. I am deeply grateful to Sweden for its consistent support and partnership,” said Dr Hans Henri P. Kluge, WHO Regional Director for Europe. More than 4 years of war have placed unprecedented pressure on Ukraine’s health system, creating 3 interconnected challenges. The first is responding to the immediate consequences of the war and the urgent health needs of the population. The second is recovering and modernizing health services today. The third is continuing reforms and aligning the health system with European standards in the context of Ukraine’s future accession to the European Union. The war has led to large-scale population displacement, an increasing need for trauma care and rehabilitation, and shortages of health workers. High out-of-pocket payments in Ukraine make access to health services more difficult. Around 46% of total health expenditure is paid directly by individuals, placing a significant financial burden on many households and underscoring the need for reforms in health financing. Older people, persons with disabilities, women, children and veterans continue to face the greatest difficulties in accessing health services. “Ukraine is demonstrating that health system transformation can continue even during war. Ukraine is also continuing to align its health system with European norms and standards. WHO is committed to supporting Ukraine on this journey. We provide technical support, help coordinate partners’ efforts and support the institutional changes needed to strengthen the system. We are grateful to Sweden for its support. Through this partnership, we can help Ukraine build a more resilient, accessible and people-centred health system,” said Dr Jarno Habicht, WHO Representative in Ukraine. About the Health System Transformation InitiativeThe new initiative will support Ukraine through 3 interconnected areas: strengthening governance and coordination of health sector reforms through more inclusive coordination platforms and structured policy dialogue; transforming service delivery by reinforcing a primary health care-centred model that integrates family medicine, nursing and midwifery; and improving financial sustainability by supporting reforms that ensure the long-term viability of the national health system and reduce out-of-pocket payments for households. Overall, these reforms are expected to make the health system more coherent and easier to navigate, improve the quality and continuity of care, and ensure more equitable access to services, particularly for those who need them most. They will also support Ukraine’s progress towards a more modern health system aligned with European standards. “We are convinced that long-term recovery is not possible without strong, high-quality, person-centred health services that are accessible to everyone. Our partnership with WHO is designed to support deep and lasting systemic changes. Investments in human capital especially autonomous midwives, whose role for maternal, newborn and adolescent sexual and reproductive health cannot be understated, stronger governance, digital transformation and the financial sustainability of the health system are investments in Ukraine’s future. We are proud to support this process,” said Malin Perhult, the Head of the Ukraine Unit at Sida. Focus throughout implementation will be given to the most vulnerable population groups, including older people, women and children, and persons with disabilities, who have been affected by the war and face greater health-care needs. The initiative will be implemented in close cooperation with the Ministry of Health of Ukraine, the National Health Service of Ukraine, the Public Health Centre of Ukraine, regional authorities and international partners. This project will help Ukraine move towards a system where everyone can access the health care they need. It will strengthen primary care, make the health finance system more stable and predictable, and reduce the out-of-pocket costs that Ukrainians face when using health services. As a result, the Ukrainian health system will become more aligned with European standards and more sustainable in the long run.
Apolosign Digital Calendar and Portable TV for Family Organization and Home Entertainment
NEW YORK, June 25, 2026 (GLOBE NEWSWIRE) -- Apolosign, a smart family display brand serving more than one million households worldwide, today an...
Trump news at a glance: US president holds a rare bipartisan bill hostage
Trump says he’ll sign housing bill aimed at lowering costs only after Senate passes restrictive voting measure – key US politics stories from Wednesday 24 June at a glance
Lancerlot Sports Center holds ice hockey camp for kids, tweens
Kids from around the Roanoke Valley laced up the skates and glided around the ice at Lancerlot Sports Center in Vinton for the VYHA Dogs Camp Wednesday.
Ending birthright citizenship could be a public health disaster
If the Supreme Court upholds the executive order ending birthright citizenship, it could “have stark consequences at the intersection of bioethics and public health.”
Tennessee Sports Betting Handle Holds Near $443M in May 2026 as Its Handle Tax Stays Flat
Tennessee took $443M in May 2026 sports bets at a 9.25% hold. As the only state taxing handle (1.85%) rather than revenue, its tax stays tied to volume. Full breakdown.
Cambodian Supreme Court upholds incitement conviction of opposition politician
Rong Chhun, a senior adviser to the Nation Power Party, was convicted last year of inciting social unrest after meeting villagers displaced by government construction projects.
New movies to watch this weekend: See 'Toy Story 5' in theaters, rent 'Pressure,' stream 'Project Hail Mary' on MGM+
The "Toy Story" franchise still holds up, but Brendan Fraser's World War II weather drama is ho-hum.
Last Night In Baseball: Juan Soto Went All Out In Mets' W
Juan Soto holds down the fort, the White Sox win in a grand way, the Red Sox can't win at Fenway, the Athletics hit hard and fast and more from Thursday's MLB action.
Cambodian Supreme Court upholds incitement conviction of opposition politician in charged case
Cambodia’s Supreme Court has upheld the incitement conviction of prominent opposition politician Rong Chhun but suspended the remainder of his prison sentence, allowing him to remain free while barring him from politics for years | TALK 980am
Cambodian Supreme Court upholds incitement conviction of opposition politician in charged case
PHNOM PENH, Cambodia (AP) — Cambodia’s Supreme Court on Friday upheld the incitement conviction of a prominent opposition politician while suspending the remainder of his sentence, keeping hi…
Cambodian Supreme Court upholds incitement conviction of opposition politician in charged case
Cambodia’s Supreme Court has upheld the incitement conviction of prominent opposition politician Rong Chhun but suspended the remainder of his prison sentence, allowing him to remain free while barring him from politics for years | WBBM Newsradio 780 AM & 105.9 FM
Cambodian Supreme Court upholds incitement conviction of opposition politician in charged case
Cambodia’s Supreme Court has upheld the incitement conviction of prominent opposition politician Rong Chhun but suspended the remainder of his prison sentence, allowing him to remain free while barring him from politics for years | Newsradio 1140 WRVA
Cambodian Supreme Court upholds incitement of opposition politician in politically charged case
PHNOM PENH, Cambodia (AP) — Cambodia's Supreme Court on Friday upheld the incitement conviction of a prominent opposition politician while suspending the remainder of his sentence, keeping him out of prison but unable to practice politics for years.
Cambodian Supreme Court upholds incitement conviction of opposition politician in charged case
Cambodia’s Supreme Court has upheld the incitement conviction of prominent opposition politician Rong Chhun but suspended the remainder of his prison sentence, allowing him to remain free while barring him from politics for years
Charlotte mayor finalists on who holds power in city hall: activists or business?
The City Council will select Charlotte’s next mayor from a pool of five finalists amid a changing political landscape.
WATCH LIVE: Vance holds White House briefing after Trump signs Iran war agreement
Former Raiders' RB holds workout with the Dallas Cowboys
White spent the first four years of his career in the Raiders' backfield while struggling to see the field in 2025.
Health services deal value holds steady in 2026 with higher bar for investment: PwC
The number of health services deals dipped in the first half of 2026 but deal value "remained resilient" as strategic acquirers and dealmakers "reprice risk," according to a midyear outlook report | The number of health services deals dipped in the first half of 2026 but deal value "remained resilient" as strategic acquirers and dealmakers "reprice risk," according to a midyear outlook report from PwC.
Trump insists U.S. will not invest money in Iran as part of peace deal
Others in the president's circles, including Vice President JD Vance, have suggested Tehran could gain access to a major investment fund if it upholds its side of the peace accord.
United States Announces U.S. Government Members of the U.S.-Uzbekistan Business and Investment Council
United States Announces U.S. Government Members of the U.S.-Uzbekistan Business and Investment Council Press Release June 16, 2026 Today, at the fifth annual Tashkent International Investment Forum (TIIF 2026), the United States announced the following inaugural members of the U.S.-Uzbekistan Business and Investment Council: U.S. International Development Finance Corporation (DFC) Vice President Bethany Aquilina Brez Export-Import Bank of the United States (EXIM) Senior Vice President Sarah Witten Assistant Secretary of Commerce, David Fogel Assistant Secretary of State for Economic, Energy, and Business Affairs, Caleb Orr U.S. Ambassador to Uzbekistan, Jonathan Henick Launched in Washington, D.C., in April 2026, the U.S.-Uzbekistan Business and Investment Council serves as the premier bilateral platform to accelerate trade and catalyze private sector investment between the United States and Uzbekistan. The Council is Co-Chaired by Special Envoy for South and Central Asia, Ambassador Sergio Gor and Saida Mirziyoyeva, Head of the Administration of the President of the Republic of Uzbekistan. The Council gives American businesses direct access to U.S. government financing, trade promotion, and market development tools to execute large-scale projects in Uzbekistan. Uzbekistan holds significant reserves of critical minerals essential to U.S. technology, defense, and energy sectors. The Council provides a direct mechanism to advance U.S. access to these resources through transparent, mutually beneficial partnerships. Through their participation, the American members of the Council will deepen the institutional framework for American commercial engagement in Uzbekistan.
What's the average age of first-time homebuyers across Europe?
Fewer than seven in ten EU households live in owner-occupied homes. Euronews Business takes a closer look at the age at which Europeans buy their first home, which varies widely across the continent, based on exclusive data provided by RE/MAX.
Quincy Museum holds Women in Politics Talk with Mayor Linda Moore
Women’s rights started long before the 19th Amendment was adopted into the Constitution in 1920. As women spoke out for their right to vote, the city of Quincy and the state of Illinois was prominent in the support of women’s suffrage.
Quincy Museum holds Women in Politics Talk with Mayor Linda Moore
Quincy Mayor Linda Moore spoke to women about the importance of the history of women in politics.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
As Global Warming Threatens Corals Worldwide, Woods Hole Scientists Search for ‘Super Reefs’ That Can Take the Heat
If protected, researchers say these coral strongholds may help repopulate more degraded reefs across the Central Pacific.
'Best, worst and only Deadhead store' in French Quarter holds closing sale as construction drags on
Dead on Decatur, the Grateful Dead-themed handicrafts and gift shop in New Orleans' French Quarter, will close its Decatur Street storefront at the end of June, with owners citing the impact of a months-long Sewerage & Water Board infrastructure project. The closure follows the recent departures of Cafe Sbisa and Michelin-recognized LUFU NOLA from the corridor.
A submersible ride revealed a vast whale graveyard. And it holds more than just bones
Researchers found a huge whale graveyard dating back millions of years, with fossils, modern carcasses and deep-sea scavengers, some of which may be new to science.
Photo of the Week: Leap of Science | Notre Dame Magazine
Gracie Hedgpeth, a biological sciences doctoral student, holds a bullfrog, steaming on a hot and humid evening, at the ND-LEEF research facility at St. Patrick's County Park in South Bend. Look for more in our summer issue, in the mail and online in early July,…
What AI-herding scientists can learn from watching ‘sheepdog YouTube’
Controlling a small group of “noisy” sheep holds hints for computer algorithms
Business Travel Holds Steady as Travel Costs Rise
SAP Concur data shows companies have maintained business travel in 2026 despite rising fuel prices and higher travel costs. Learn more.
Judge upholds Iowa law banning campaign signs at businesses
A federal judge ruled Iowa's law banning political signs on corporate property does not violate the Constitution.
Democratic Group Kicks Off $50 Million Midterm Blitz in Conservative Strongholds
American Bridge is hoping that Republicans are vulnerable in parts of the country that had been exceedingly tough terrain for Democrats in recent elections.
Households outshine business in Australia’s rooftop solar revolution, report finds
Australia leads world in residential solar per capita with 22GW installed but commercial and industrial sector has deployed only a quarter of that
FINAL LAPS: Josef Newgarden holds off Marcus Ericsson to win the Bommarito Automotive Group 500 in St. Louis 🏁 INDYCAR on FOX
Check out the final laps as Josef Newgarden takes the checkered flag at the Bommarito Automotive Group 500.
Platner holds town hall in Portland as he looks to steady Senate campaign
Graham Platner was met by an enthusiastic and supportive crowd Sunday at a town hall-style event in Maine as the Democrat moves to stabilize his Senate campaign after new reports about his past treatment of women.
Saving Siri: After two years of stumbles, is Apple's AI moment here?
When Apple holds its developer conference at its Cupertino, California headquarters on Monday, the big draw will be a widely expected overhaul to Siri, the AI assistant the iPhone maker two years ago promised, but failed, to improve.
Saving Siri: After two years of stumbles, is Apple's AI moment here?
When Apple holds its developer conference at its Cupertino, California headquarters on Monday, the big draw will be a widely expected overhaul to Siri, the AI assistant the iPhone maker two years ago promised, but failed, to improve.
Japan’s Growth Holds Up Despite Drop in Business Investment
Japan’s economy grew at a still solid pace at the start of the year even after the turbulence in Iran prompted businesses to cut investment.
Bethesda Health Clinic holds community baby shower
Bethesda Health Clinic held a free community baby shower in Tyler Saturday to connect East Texas mothers with resources.
How The Mixed Analyst Calls Are Reframing The Cardinal Health (CAH) Investment Story
Cardinal Health is back in focus as fresh Street research reshapes the price target conversation, with several firms trimming their targets while one raises its view and another starts coverage on a bullish footing. Those mixed calls reflect a split between analysts who see room for upside if execution holds and others who are more cautious about how much to pay for the stock right now. As you read on, you will see how to track these shifting views and what they might mean for your own...
Chrome Sets Browser Speed Records on M5 MacBook Pro
Google's Chrome browser hit new records on browser benchmarking tools Speedometer 3.1 and JetStream 3, Google said today. Chrome earned a score of 61 on Speedometer, a five percent improvement since last year. It earned a 469 on JetStream 3, a 10 percent improvement since the beginning of 2026. Tests were done on an M5 MacBook Pro running macOS 26.0.1. Google says it holds a dual record across all browsers, beating every other Mac browser, including Safari.
AAMC-led HPNEC Holds Congressional Briefing in Support of Health Workforce Programs
The AAMC-led HPNEC held a June 3 congressional briefing on the importance of funding the HRSA Title VII and VIII programs.
Republican candidate for NC Senate Michael Whatley holds roundtable
Republican candidate for Senate Michael Whatley holds a "No Tax on Tips Roundtable" in Zebulon, N.C. Wednesday, June 3, 2026.
Former Smoke Jumper Wins Democratic House Primary in Montana
Sam Forstag’s candidacy will test a liberal theory that left-leaning politicians running in Republican strongholds can do better in general elections than moderates have done historically.