Search headlines

Brookline party store, Chinese restaurant both close after decades in business

Golden Temple was open to Brookline residents for 66 years, while Party Favors was in business for 35 years.

Jun 28 • 5:57 PM EDT • Business • boston.com

Suspicious Steam Machine clone from China costs just $688, has a Ryzen 5 5500 with an RX 6750 GRE GPU

A Chinese listing shows a Steam Machine clone with an RX 6750 GRE for $688, but spec errors and pricing math make this listing look very suspicious.

Jun 28 • 5:45 PM EDT • Technology • tweaktown.com

New hollow-core fiber test pushes internet speeds to 1.2Tb/s

Chinese researchers achieved a new milestone in fiber-optic technology, achieving ultra-fast data transmission over long distances without signal repeaters.

Jun 27 • 1:28 PM EDT • Technology • interestingengineering.com

iPhone 18 Pro and Foldable iPhone Tipped to Get Price Hikes Too

Apple's iPhone 18 Pro lineup and its first foldable iPhone will launch at higher prices than originally predicted this September, according to several known Chinese leakers.

Jun 26 • 10:14 AM EDT • Technology • macrumors.com

Smile spacecraft reaches science orbit

The European-Chinese Smile mission reached its designated science orbit on June 20, 2026. The team is now embarking on a two-month campaign to commission the spacecraft, which involves switching on and ...

Jun 25 • 1:40 PM EDT • Science • phys.org

How should European scientists respond to the US AI kill switch?

Earlier in June, Europe’s worst fears of technological dependence were confirmed when the White House ordered the AI firm Anthropic to stop non-US citizens using its leading models. This kill-switch moment crystalised anxieties in Brussels that the continent, lagging the US on the creation of leading-edge AI models, is now a technological of vassal of Washington. The shock has specific implications for European scientists and universities. Some governments are now worried that with AI being integrated into labs, Donald Trump now has his finger hovering over an off switch for European science. “Having restrictions on this tool, it can have an impact on our own research,” said France’s research minister, Philippe Baptiste, at the VivaTech conference in Paris on June 18.Baptiste, himself a former academic, said that colleagues in mathematics had recently warned him they were now cut off from leading-edge US models, risking their work. “This model is not available anymore now because of the US restriction, and for the first time this had an impact on mathematics,” a field where large language models (LLMs) are making a significant contribution, said Baptiste. So, should European scientists avoid relying on US models in the future? Or would this be a self-harming overreaction? And how is AI being used in science, anyway? What happened?On June 12, it emerged that Washington, citing cybersecurity concerns, had ordered Anthropic to stop non-US citizens using two models: Claude Mythos 5, and Claude Fable 5, a version of Mythos but with guardrails to prevent abuse. Anthropic said Washington’s concerns were overblown. But forced to follow the order, yet with no way to check who was using the models, the company suddenly shut down access for everyone, US citizens included. There’s still no agreement on how to restore broad access. But last week, Bloomberg reported that select US companies, and the US government, still had access to Mythos despite the ban, but the EU’s cybersecurity agency Enisa had been shut out. Class division of researchersIn the longer term, access outside the US should be restored, said Marcel Salathé, co-director of the AI centre at the Federal Polytechnic School of Lausanne (EPFL), because a permanent restriction would be financially ruinous to US AI firms. “Even Trump will eventually budge to economic pressure,” he said.However, US AI firms might end up operating rather like banks, doing due diligence on users of their leading-edge AI models, he went on.European scientists are unlikely to fall foul of such checks, he said. But having a Chinese postgraduate in their lab, or doing a type of research the US disapproved of, could potentially result in access being denied. “It will create a sort of class division of researchers,” he said. More than frontier modelsHowever, successfully deploying AI in science is about far more than just having access to leading LLMs such as Mythos.Instead, many science-specific tools, most famously Alphafold, which predicts protein folding structures, require “far less” computing power to train than frontier models, well within the capabilities of European supercomputers, according to a recent analysis by the Arq Foundation, a Brussel-based AI think tank. Instead, tools such as Alphafold are possible because certain fields, like protein folding, weather prediction or astronomy, have large, clean, standardised datasets that can be used to train predictive models. Rather than compute, “data is the central constraint for AI for science,” the report says. For example, a less powerful physics model trained on CERN’s data “will be more valuable than the best model without certain data,” said Bengüsu Özcan, author of the report. European advantage?Europe could therefore steal a march by using its scientific data and infrastructure to create models US digital giants cannot. “They might actually match or go even beyond what these big [US] companies are doing,” said Özcan.Indeed, some European start-ups hope to create automated testing labs to create the kind of standardised data that could speed up the discovery of new materials. Materials scientists say there’s currently too little data to train models. AI scientistsHowever, even if the bottleneck for AI in science is often data, rather than compute, being at the mercy of the US for LLM access could still become a problem for European scientists. A new class of “AI scientists” based on leading LLMs is also emerging, Özcan’s report says.Unlike domain-specific tools like Alphafold, these try to automate day-to-day scientific work, by providing an overarching tool that coordinates specific models to synthesise existing literature, generate hypotheses or run analysis of data. The problem for Europe, however, is that these tools are sometimes based on US leading models. Google Deepmind’s AI Co-Scientist, for example, is built on Google’s Gemini LLM. Systematic failureThese scientific automation tools are still in their early stages, and still exhibit “systematic failures on scientific tasks,” Özcan’s report says. One of the problems is that the messy, day-to-day process of scientific discovery is largely not documented, meaning LLMs don’t have a good source of data to learn how scientists actually work. Meanwhile, some tasks, such as literature synthesis, don’t typically require access to leading edge models.However, the performance of AI scientific assistants could improve as companies such as Google pour resources into developing them. Rely on US“Unfortunately, for scientific assistants, there is not much we can do right now except rely on US frontier AI,” said Antoine Bosselut, a natural language processing expert based at EPFL. Chinese-built open models, which can run on local computers, lessening the risk of a shutdown, are touted as one alternative to US dependence. There’s also Mistral, once seen as Europe’s main AI hope, but the Paris-based company has seen its recent models fall behind in performance. But the Chinese alternatives are generally not as capable as US frontier AI models, said Bosselut, unless paired with fiddly, custom tools that allows them to act as independent agents. “Most scientists do not have the time,” he said. Don’t jump ship yetAlthough the kill switch moment is seen a warning shot for European scientists, it doesn’t mean labs should abandon US AI tools immediately. “I do not think the right response is simply to abandon US-based models and systems under the banner of sovereignty or independence,” said Mattias Björnmalm, secretary general of the Cesaer university association. “That would be an overreaction.”Related articlesEuropean sovereignty in AI requires ‘ugly trade-offs,’ say experts Robotic lab start-up makes case for €500M EU-funded materials testing facilityAI in science: is it useful? Instead, European researchers need to ask themselves whether they’re becoming dependent on technology that could be turned off in Washington, said Özcan. “They might not see this today, but they should really start asking this question,” she said. European researchers need a plan B, said Salathé. “I would recommend to every researcher, very proactively explore alternatives.”Own toolsIn addition, Björnmalm and others want European research institutions to develop their own scientific AI tools.Instead of signing AI deals with US digital giants, European universities should be using this money to create their own models, which may end up being superior for research, said Sabine Leonelli, an expert on the use of AI in science at the Technical University of Munich. “Universities in Europe seem to be happy to sign commercial contracts with US companies on the assumption [their AI tools] are better,” she said. But US frontier LLMs are typically opaque, and have been developed without independent scientific input, she said. “This is not good enough for science.”Last year, Swiss researchers released Apertus, an LLM designed to be completely transparent, from its development methods to its training data. The idea is that this makes scientific tools built on top of the model far more reproducible than with closed, commercial alternatives.“Europe needs more of this: serious capacity-building that gives researchers, universities and companies credible options,” said Björnmalm.

Jun 25 • 8:00 AM EDT • Science • sciencebusiness.net

iPhone Ultra 2 Gets Green Light for Development, Says Leaker

Apple's second-generation foldable iPhone has officially been given the go-ahead for development, a prominent Chinese leaker claimed today. In a post on Weibo, the account known as Digital Chat Station said that the "iPhone Ultra 2 project" has been formally approved, and that the second book-style device will likely use the same display as the first-generation model expected later this year.

Jun 25 • 5:27 AM EDT • Technology • macrumors.com

Anthropic accused Alibaba of exploiting its AI models

Anthropic said the Chinese company interacted with Claude millions of times through 25,000 fraudulent accounts in recent months.

Jun 25 • 2:50 AM EDT • Business • businessinsider.com

Chinese scientists love Blackpink’s Jennie so much they named a fish after her

At less than 9mm, Jennie’s bumblebee goby is the smallest of its genus and the first to be found in China.

Jun 24 • 12:00 AM EDT • Science • scmp.com

Chinese scientists create battery that works comfortably way above boiling point

The tiny ceramic-based lithium-ion battery can withstand heat and still operate at up to 150 degrees Celsius, making it a safer power source.

Jun 23 • 2:00 AM EDT • Science • scmp.com

Opinion | The I Ching, Leibniz and AI: how old China-West links shaped modern science

The connection between Chinese civilisation and Western scientific thinking is far deeper and more intricate than commonly understood.

Jun 22 • 9:00 PM EDT • Science • scmp.com

Chinese spaceplane releases object into orbit, according to commercial space surveillance

Chinese spaceplane releases object into orbit, according to commercial space surveillance China’s secretive spaceplane has released an object into orbit during its ongoing fourth mission, according to space surveillance firm LeoLabs.

Jun 22 • 1:42 PM EDT • Technology • spacenews.com

China imposes trade curbs on dozens of U.S. firms in retaliation for Pentagon blacklist

The Pentagon earlier this month updated its so-called 1260H list by adding a slew of Chinese technology companies to a roster of entities it believes have aided Beijing's military.

Jun 21 • 11:45 PM EDT • Business • cnbc.com

Nie Huihua on the non-Westernness of Chinese government and the challenge to innovation

Jun 21 • 6:00 PM EDT • Politics • scmp.com

The Long Arm of the Chinese Academy of Sciences

Far more than just a research institution, the Chinese Academy of Sciences is a key investor behind many of China’s leading technology companies.

Jun 21 • 5:00 PM EDT • Science • thewirechina.com

Chinese sodium battery surprised scientists by matching key Tesla benchmarks

Researchers found that a Chinese sodium-ion battery performs far better than expected, with production quality and design features comparable to Tesla’s batteries. If engineers can improve cold-weather charging and energy density, sodium could become a cheaper and more abundant alternative to lithium for EVs and large-scale energy storage.

Jun 21 • 8:00 AM EDT • Science • sciencedaily.com

The Chinese scientists hoping to use a space solar plant to power the world

The team at Xidian University can zap power 100 metres through the air. But their dream is to send their hardware into orbit.

Jun 18 • 9:00 PM EDT • Science • scmp.com

Chinese scientists create record-smashing brain implant electrode array

Breakthrough recorded neural activity with high clarity and remained safely functional for 18 months without a drop in performance.

Jun 18 • 6:00 PM EDT • Science • scmp.com

Microsoft Makes Big AI Inroads in China by Selling OpenAI Models

Microsoft Corp. has built a big business selling AI models to Chinese companies despite the growing rivalry between the US and China over artificial intelligence.

Jun 17 • 6:30 PM EDT • Business • bloomberg.com

House bill would strip federal funding from colleges with alleged ties to Chinese Communist Party

Rep. Pat Fallon introduces the Espionage Protection Act to cut federal funding for universities with alleged ties to the Chinese Communist Party.

Jun 17 • 12:25 PM EDT • Politics • foxnews.com

PLA’s plan on US carriers; world’s largest whale graveyard: 7 science highlights

From a Chinese firm releasing images of Nvidia and Apple HQs to SpaceX’s IPO, here are some highlights from SCMP’s recent science reporting.

Jun 17 • 3:15 AM EDT • Science • scmp.com

Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?

Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.

Jun 14 • 3:14 PM EDT • Technology • newsletter.semianalysis.com

Chinese hackers hijack auth flow, spy on isolated network for a decade

Chinese hackers took control of a target organization's authentication stack and maintained persistence for 10 years, with full visibility into the administrative activity.

Jun 13 • 10:06 AM EDT • Technology • bleepingcomputer.com

For 5 million years, whales have come to this place in the Indian Ocean to die

Graveyard discovered by Chinese team is Earth’s deepest and most extensive for whale fossils, carcasses and the ecosystems they support.

Jun 11 • 9:00 PM EDT • Science • scmp.com

Touchscreen MacBook '100% Confirmed,' Says Reputable Leaker

Apple's first touchscreen MacBook is now "100% confirmed," according to the prolific Chinese leaker known as Instant Digital, who appears to have insider information from sources in the supply chain. The leaker made their definitive statement this morning in a Weibo post. Instant Digital has a good track record for Apple rumors and has provided some strikingly accurate information in the past, so it's always worth noting what they have to say about Apple's plans.

Jun 11 • 10:30 AM EDT • Technology • macrumors.com

Auto & Transport Roundup: Market Talk

Find insight on Chinese airline stocks, Volvo, Seres Group and more in the latest Market Talks covering Auto and Transport.

Jun 11 • 5:45 AM EDT • Business • wsj.com

Too much Chinese science is ignored by the West

A bad reputation and cultural ignorance are probably responsible

Jun 10 • 1:56 PM EDT • Science • economist.com

I put the HONOR Magic V6 against the Motorola Razr Fold, and one of them changed how I think about foldables

Two of the most interesting and recent foldable flagship phones are the HONOR Magic V6 and the Motorola Razr Fold. Both of which are technically "Chinese

Jun 10 • 11:24 AM EDT • Technology • androidheadlines.com

Alibaba and WuXi AppTec decline in Hong Kong after addition to US blacklist

Designation of Chinese firms fuels investor unease, with markets bracing for potential Fed tightening and unwinding of AI trade.

Jun 8 • 10:49 PM EDT • Business • scmp.com

Management of Oatly’s China Business Is Said to Consider Buyout

Executives overseeing Oatly Group AB’s Chinese operations are considering buying out the business, people familiar with the situation said.

Jun 8 • 9:46 PM EDT • Business • bloomberg.com

Videos Show Chinese Businesses Hawking North Korean Labor

On social media, Chinese entrepreneurs are touting cheap labor across the border, as trade between the two countries regains momentum.

Jun 8 • 4:45 PM EDT • Business • nytimes.com

A dropout-turned-influencer shakes up Chinese science

Fraud is rampant—but his videos mean everyone is now talking about it

Jun 8 • 10:04 AM EDT • Science • economist.com

Chinese team injects moss gene into Xinjiang cotton to beat fungus, boost output

Jun 8 • 4:00 AM EDT • Science • scmp.com

Ancient Chinese medicine could transform hair loss treatment

A traditional Chinese medicinal root used for over a thousand years is attracting new scientific attention for its potential to combat hair loss. Studies suggest Polygonum multiflorum can block harmful hormones, activate hair-growth signals, protect follicles, and boost blood flow to the scalp. Researchers say the herb’s effects align remarkably well with both ancient descriptions and modern hair biology.

Jun 6 • 8:00 PM EDT • Science • sciencedaily.com

Chinese black hole-hunting scientist Dai Liang quits US for Shanghai post

The physicist who received a fellowship reserved for the ‘brightest young scientists’ in North America has joined Fudan University.

Jun 5 • 8:00 AM EDT • Science • scmp.com

‘The next China is still China’: McKinsey’s Joe Ngai and Nick Leung on why global business can’t write off the Chinese economy

“You can’t find another China. There’s no other China out there now," Greater China chair Joe Ngai says.

Jun 4 • 5:00 PM EDT • Business • fortune.com

Sporticast: Stephen Curry Takes His Longest-Distance Shot Yet

On the 558th Sporticast episode, hosts Scott Soshnick and Eben Novy-Williams discuss some of the biggest sports business stories of the week, including a blockbuster sneaker deal. Golden State Warriors star Stephen Curry announced a 10-year agreement with Chinese brand Li-Ning earlier this week. Curry was a sneaker free agent for less than a year, …

Jun 4 • 5:55 AM EDT • Sports • sports.yahoo.com

Connie Chan celebrates primary in Chinatown

Chinese-Americans yearn for historic SF congress seat.

Jun 3 • 10:13 PM EDT • Politics • sfexaminer.com

iPhone 18 Pro Battery Capacities Allegedly Leaked

Battery capacities for Apple's upcoming iPhone 18 Pro have allegedly surfaced, and the numbers suggest only a modest increase over the iPhone 17 Pro. According to prolific Weibo-based leaker Digital Chat Station, Apple is testing the iPhone 18 Pro with different battery capacities for the China and U.S. versions of the device, similar to last year's iPhone 17 Pro models. The Chinese model is said to have a roughly 4,056 mAh battery, while the U.S.

Jun 2 • 4:54 AM EDT • Technology • macrumors.com

First 'Confirmed' iPhone Ultra Color Allegedly Revealed in Leaked Image

Apple is expected to launch its first foldable iPhone later this year. Rumors suggest the "iPhone Ultra" will come in two color options, and a leaker shared an image today that allegedly shows one of them. Posted on Weibo by the Chinese leaker known as Ice Universe, the image purportedly offers a first glimpse of Apple's foldable in white. The device is believed to have entered early mass production, but the model shown is likely a dummy.

Jun 1 • 7:39 AM EDT • Technology • macrumors.com

China Aims A.I. at Predicting Who Could Pose a Political Risk

New research examines how a Chinese company struggled to develop its predictive surveillance technology while U.S. restrictions were in place.

Jun 1 • 5:01 AM EDT • Politics • nytimes.com

Foldable iPhone Ultra design model leaks in hands-on video from Chinese factory

Here is an early look at the design of the upcoming foldable iPhone Ultra through a newly leaked video of a dummy model. The video shows a thin dummy unit, which aligns with rumors of a 4.5mm iPhone Ultra.

May 31 • 9:14 PM EDT • Technology • notebookcheck.net

Ministry of Public Health, WHO Thailand and the Embassy of the People’s Republic of China in the Kingdom of Thailand launch initiative to strengthen Thailand’s public health workforce

28 May 2026 | Embassy of the People’s Republic of China in ThailandA skilled and coordinated public health workforce is essential for protecting population health and responding to public health emergencies. Strengthening these capacities was the focus of a meeting held on 28 May 2026 at the Embassy of the People’s Republic of China in Thailand.Dr Ailan Li, WHO Representative to Thailand, together with Dr Watcharanan Tinnaitorn, Deputy Director of the Division of Public Health Emergency Management, Ministry of Public Health, and officials from WHO and the Ministry of Public Health, met with Counselor Zhang Xiaoxiao from the Economic & Commercial Counsellor's Office, Embassy of the People’s Republic of China in the Kingdom of Thailand to mark the launch of collaboration under the WHO Roadmap to strengthen the public health workforce.The initiative supports Thailand in strengthening its public health workforce across both health and non-health sectors. Public health emergencies require coordinated action across a wide range of professions and institutions, including health workers, border control officers, water safety specialists, communication professionals and local government authorities. Through the project, partners will work together to assess workforce capacities, strengthen competencies and promote coordination across sectors to support preparedness and response efforts.The discussion highlighted opportunities to enhance cross-country collaboration through knowledge exchange, communication activities and engagement at key project milestones, supporting workforce development and emergency preparedness efforts.Beyond its immediate objectives, the initiative also reflects Thailand’s contributions to public health at regional and global levels. The exchange highlighted the importance of sharing experiences, lessons learned and good practices through international cooperation to strengthen public health capacity and preparedness.WHO expressed appreciation to the Embassy of the People’s Republic of China in Thailand for supporting the project and recognizing the importance of investing in public health workforce development, preparedness and health security through partnership and multilateral cooperation. WHO also commended Thailand’s continued leadership and commitment to strengthening public health systems and emergency preparedness, including through cross-sector collaboration and workforce development.WHO remains committed to supporting Thailand and partners in advancing resilient and people-centred public health systems and strengthening preparedness for future health challengesAbout the EPHF Roadmap ProjectThailand is one of four countries selected in 2026 to initiate implementation of the Essential Public Health Functions (EPHF) Roadmap, alongside Maldives, Papua New Guinea and Timor-Leste. The initiative is funded by the China International Development Cooperation Agency (CIDCA). The project is led by Thailand’s Ministry of Public Health, with WHO Thailand serving as a co-implementing partner. Other partners include the Chinese Center for Disease Control and Prevention (China CDC), the International Association of National Public Health Institutes (IANPHI), the Global Network for Academic Public Health/Public Health Interprofessional Leadership Alliance (GNAPH/PHILA) and the World Federation of Public Health Associations (WFPHA).

May 31 • 8:00 PM EDT • Health • who.int

Chinese scientists leave posts after whistle-blower raises alarm over their work

The trio faced heightened scrutiny after a former doctoral student and blogger known as Student Geng raised questions about their work.

May 31 • 7:28 AM EDT • Science • scmp.com

Why a Chinese-owned company is bringing factory jobs back to the U.S.

GE Appliances is a poster child for the president’s promised manufacturing revival. But tariffs are making it harder to onshore jobs.

May 31 • 5:00 AM EDT • Business • washingtonpost.com

In Taiwan, ‘Mainland Spouses’ From China Become a Focus of Infiltration Fears

A Chinese-born woman accused of infiltration has set off a debate over how Taiwan defends its democracy without profiling migrants from China.

May 31 • 12:01 AM EDT • Politics • nytimes.com

Chinese scientists create ‘kill-them-all’ algorithm for drone warfare

Smart web identifies objects as friend, foe or terrain, meaning drone swarms can hunt even when communication is jammed and vision blocked.

May 30 • 12:00 AM EDT • Science • scmp.com

Rep. Young Kim Introduces BOOST for American Business Act toStrengthen U.S. Economic Competitiveness Abroad

WASHINGTON, D.C. — Today, Congresswoman Young Kim (CA-40) introduced the Building Overseas Opportunities & Strategic Trade (BOOST) for American Business Act to support American businesses abroad and protect critical American industries from foreign adversaries like the Chinese Communist Party (CCP). American businesses competing in international markets too often lack a strong advocate in their corner.

May 29 • 1:04 PM EDT • Business • youngkim.house.gov

After China Orders a Times Reporter to Leave the Country, the U.S. Reciprocates

The Trump administration ejected a Chinese journalist amid fresh concerns about Beijing’s growing pressure on foreign correspondents.

May 29 • 11:53 AM EDT • Politics • nytimes.com

A Traditional Chinese Medicine perspective on seasonal health and nutrition - Baylor College of Medicine Blog Network

Learn more about Traditional Chinese Medicine and its emphasis on living in harmony with seasonal rhythms.

May 29 • 8:55 AM EDT • Health • blogs.bcm.edu

[Rumor] Persona 6 Character Designs and Background Art Leaked

Persona 6 character designs and background art have supposedly leaked via Chinese social media, featuring a male and female character.

May 28 • 8:36 AM EDT • Technology • personacentral.com

Temu Hit With Fine in E.U. Over Sales of Unsafe Goods

The Chinese e-commerce platform faces a penalty of more than $230 million for selling baby toys and other products the European Commission said could harm consumers.

May 28 • 6:17 AM EDT • Business • nytimes.com

Control Without Ownership: How China's Party-Business Networks Dominate Indonesia's Mineral Supply Chains

In 2024, when Jiangsu Delong, the world’s second-largest stainless-steel producer, filed for bankruptcy, several Chinese firms and state-owned enterprises

May 28 • 4:00 AM EDT • Business • warontherocks.com

China Is Exporting Its Factories Across the World and Spooking the Competition

Faced with higher Western tariffs and weak demand at home, many Chinese factories are moving abroad.

May 27 • 11:00 PM EDT • Business • wsj.com

Chinese Startup Fires 'Blazing' Oxygen-Rich Engine for Deep Space Missions

The liquid propulsion system can be reused with variable thrust and multiple restarts.

May 27 • 10:20 AM EDT • Technology • gizmodo.com

Chinese team uses supercomputer to cut drug screening time from years to seconds

May 27 • 10:00 AM EDT • Science • scmp.com

Yerba mate has lots of health benefits but Chinese may be drinking it wrong

Ancient South American fusion may reduce risks of Parkinson’s and is enjoyed by top footballers, but the indigenous drink should be shared.

May 26 • 12:38 AM EDT • Health • scmp.com

Chinese human rights cases in limbo after Trump-Xi summit

Trump and Xi said they had discussed political prisoners in China, including Hong Kong media tycoon Jimmy Lai. Ahead of Xi's September visit to Washington, advocates are urging the US to apply more pressure on China.

May 25 • 7:53 AM EDT • Politics • dw.com

Property challenges put Chinese firms’ go-global plans at risk: JLL

Some firms have scrapped investment plans to ‘restart from scratch’ after difficulty securing property, researcher says.

May 24 • 11:00 PM EDT • Business • scmp.com

Chinese traders in Iran keep business afloat as war capsizes naval shipping

Extended disruption caused by conflict has prompted Chinese merchants to turn to railway and land transport routes to trade goods.

May 24 • 2:00 AM EDT • Business • scmp.com

The 4th BOCHK Science and Technology Innovation Prize Award Ceremony Concludes with Great Success

The 4th BOCHK Science and Technology Innovation Prize Award Ceremony, organised by the Hong Kong Alliance of Technology and Innovation (HKATI) and title-sponsored by Bank of China (Hong Kong) Limited (BOCHK), was concluded successfully. The Ceremony was officiated by distinguished guests including Mr Leung Chun-ying, Vice Chairman of the National Committee of the Chinese People's Political Consultative Conference (NCCPPCC); Mr Zhang Yong, Deputy Director of the Liaison Office of the Central Peop

May 23 • 6:53 AM EDT • Science • finance.yahoo.com

Chinese scientists grow heart’s ‘master conductor’ that could replace pacemaker

May 22 • 10:00 PM EDT • Science • scmp.com

Exclusive | U.S. Warns of Growing Russian and Chinese Spying in Cuba

The new findings on signals-intelligence facilities are being used to bolster the case for the Trump administration’s pressure campaign against Havana.

May 22 • 1:13 PM EDT • Politics • wsj.com

Apple Could Reverse Controversial Clear Case Design With iPhone 18 Pro

Images of third-party clear cases for the iPhone 18, iPhone 18 Pro, and iPhone 18 Pro Max suggest there is a chance Apple may revert back to a more familiar MagSafe ring design, and away from the controversial opaque white panel introduced on last year's iPhone 17 Pro cases. The images have been circulating on Chinese social media and were spotted by MyDrivers.

May 22 • 12:18 PM EDT • Technology • macrumors.com

Will science scandals ruin reputation of century-old journal Nature in China?

Chinese academic watchdogs and online detectives are exposing growing numbers of problematic papers in Nature journals.

May 22 • 6:00 AM EDT • Science • scmp.com

iPhone 19 Pro prototypes are being tested with quad-curved screens, new rumor says

Expect Chinese Android smartphone makers to go back to curved screens too. Apple's iPhone 19 Pro and iPhone 19 Pro Max prototypes are currently undergoing...

May 21 • 3:41 PM EDT • Technology • gsmarena.com

Opinion | A Teochew hit film shows what’s ailing Chinese entertainment

A new box-office surprise is a warning to the industry that visually stunning fare featuring ‘traffic stars’ is not good enough.

May 20 • 9:30 PM EDT • Entertainment • scmp.com

Business - Stellantis - Dongfeng Joint Venture will see Chinese maker's EVs built in France

May 20 • 4:58 PM EDT • Business • france24.com

Taiwan’s president says future will not be decided by ‘external forces’

President Lai says Taiwan's future is up to its people as the island faces Chinese and US headwinds.

May 20 • 2:58 AM EDT • Politics • aljazeera.com

Stellantis to push US revival, brands and Chinese deals in high-stakes pitch to investors

Stellantis' CEO Antonio Filosa will outline ​a new long-term strategy to investors on Thursday with a focus on reviving crucial U.S. sales, tightening the group's sprawling portfolio, ‌and leveraging tie-ups with Chinese firms.

May 19 • 2:03 AM EDT • Business • reuters.com

Baidu beats first-quarter forecasts as AI business drives strong growth (BIDU)

Baidu (NASDAQ:BIDU) shares climbed more than 2% in premarket trading on Monday after the Chinese technology group delivered first-quarter revenue and earnings ahead of market expectations, supported by rapid expansion in its AI-related operations. AI-powered business becomes major revenue contributorThe company reported quarterly revenue of 32.

May 18 • 6:30 AM EDT • Business • finance.yahoo.com

Did Chinese scientists simulate what could be the ‘end of the universe’?

Tsinghua University team’s tackles one of most unsettling ideas in theoretical physics to possibly open a new pathway in quantum computing.

May 17 • 8:00 AM EDT • Science • scmp.com

China unveils a giant rideable robot straight out of sci-fi movie

A Chinese robotics company has started selling a giant pilotable robot. It costs €500,000, walks on two legs, and can also smash through walls. Welcome to the future?

May 17 • 3:00 AM EDT • Science • euronews.com

Ancient Chinese movement shows promise for reducing blood pressure at home, study says

An ancient Chinese exercise called baduanjin could help lower blood pressure as effectively as some medications, according to a new clinical trial.

May 16 • 7:48 PM EDT • Health • foxnews.com

The Chinese Lens Boom Continues With a Flood of New Releases

Chinese lens brands drop a wave of new releases for the 2026 trade show season.

May 16 • 3:00 PM EDT • Technology • petapixel.com

Fake lawyers, scientists, chefs and punters: meet the ‘white monkeys’ paid to make Chinese businesses look global

A foreign face is often thought to add prestige to a product or business – what’s behind this unregulated economy?

May 16 • 7:00 AM EDT • Business • theguardian.com

Russia’s Putin to visit China following Trump’s trip

Putin and Chinese President Xi Jinping plan to 'further strengthen the comprehensive partnership', the Kremlin says.

May 16 • 4:38 AM EDT • Politics • aljazeera.com

Spotlight on China Adds to Some Chinese Americans’ Fears

The Trump-Xi summit emphasized stability. But China’s recruitment of foreign agents has fueled suspicion of Chinese Americans.

May 15 • 10:38 AM EDT • Politics • nytimes.com

Top Singapore-based physicist moves to China after superconductor breakthrough

Prominent young professor becomes doctoral supervisor at leading Chinese research university amid high-level recruitment drive.

May 15 • 4:26 AM EDT • Science • scmp.com

When Trump met Xi as peers

The image of two superpowers on similar footing was exactly what Chinese President Xi Jinping aimed to achieve with the visit, analysts said.

May 15 • 3:15 AM EDT • Politics • washingtonpost.com

Trump and Xi set for second day of talks after Taiwan warning

U.S. President Donald Trump and Chinese President Xi Jinping are set to meet on Friday to wrap ​up a two-day state visit that has featured pomp and business deals but also a stark warning from Xi that mishandling the Taiwan ‌issue could push U.S.-China relations to a very dangerous place.

May 14 • 6:02 PM EDT • Business • reuters.com

Nvidia Stock Extends Winning Streak On China News

Nvidia stock gapped higher on Thursday on a report that Chinese firms are lining up to buy its AI chips if they can secure China's approval.

May 14 • 12:36 PM EDT • Business • investors.com

Cruz, Durbin lead Senate efforts urging Trump to free 5 China prisoners

Sens. Ted Cruz and Dick Durbin led a Senate resolution urging Trump to push for the release of five Chinese political prisoners during his China visit.

May 14 • 12:34 PM EDT • Politics • usatoday.com

Trump delights in his deference to Xi, his strongman fantasy made flesh

Chinese leader appears to be in the driving seat as the unusually polite US president ignores questions on Taiwan

May 14 • 11:02 AM EDT • Politics • theguardian.com

Scientists discover hidden math secret inside Chinese money plant leaves

Scientists have uncovered a hidden mathematical secret inside the leaves of the Chinese money plant: a naturally occurring geometric pattern known as a Voronoi diagram, something typically associated with city planning, computer science, and network design. By mapping tiny pores and looping veins in the plant’s leaves, researchers discovered that the plant organizes itself using the same kind of elegant spatial logic humans use to solve complex distance problems — without ever “measuring” anything.

May 14 • 8:00 AM EDT • Science • sciencedaily.com

Xi Jinping tells Nvidia, Tesla and Apple CEOs that China will ‘open wider’

US business leaders praise ‘great importance’ of Chinese market on visit to Beijing alongside Donald Trump

May 14 • 2:20 AM EDT • Business • ft.com

Trump marvels at Chinese power as summit kicks off

President Trump and Chinese President Xi Jinping began a two-day summit with a welcome ceremony at Beijing's Great Hall of the People that featured an extraordinary display of power.

May 13 • 11:51 PM EDT • Politics • latimes.com

Protein reveals the oldest episode of sex and procreation among human species

Chinese scientists obtain the first molecular evidence of interbreeding between our ancestor ‘Homo erectus’ and the Denisovans, relatives of the Neanderthals

May 13 • 11:57 AM EDT • Science • english.elpais.com

Taiwan anxiously eyes Trump’s summit in China, with $14 billion in US arms sales up in the air

As President Donald Trump meets with Chinese leader Xi Jinping this week, Taiwan will be nervously monitoring from afar to ascertain whether its political status and critical arms purchases come up in discussions between the two leaders.

May 13 • 11:15 AM EDT • Politics • cnn.com

Dakar 2026: The three sports making their Youth Olympic Games debut

From baseball5 to skateboarding to the ancient Chinese martial art of wushu, the Dakar 2026 Youth Olympic Games will be more inclusive than ever

May 13 • 10:42 AM EDT • Sports • olympics.com