SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Neb " 1,528 found 🔀 AI-powered Shuffle
How to watch Nebraska football vs. Maryland: Time, TV channel
It's Nebraska vs. Maryland in Week 5 of the college football season. Here's how to watch, including time, channel, TV schedule and streaming info.
Steelers Try Out Two Super Bowl Linebackers
The Pittsburgh Steelers tried out a pair of veteran linebackers at UPMC Rooney Sports Complex on Friday, according to the […]
Studying Science in an Anti-Scientific Time
This Chronicle Review Deep Cut was first published in 2025. By Julianne Werlin Thanks for reading The Chronicle Review! Subscribe for free to receive new posts and support my work. Subscribe The last two decades have not been kind to science studies. Already bruised and battered by the “science wars” of the 1990s, by the 2000s sociologists of science — who had long argued that science had to be understood in its human context — were encountering the funhouse-mirror version of their own views in right-wing critiques of climate scientists. It was enough to give some prominent scholars pause. “Was I wrong to participate in the invention of this field known as science studies?” asked Bruno Latour, the most famous sociologist of science in the world, in 2003. “Should we apologize for having been wrong all along? Or should we rather bring the sword of criticism to criticism itself and do a bit of soul-searching here: What were we really after when we were so intent on showing the social construction of scientific facts?” In response, Latour proposed a change of method and attitude. Science studies, now chastened and contrite, would no longer seek to strip facts of their authority, but to enrich and enhance them. What this meant in practice was never fully clear. But his diagnosis of problems resonated, even if his solutions did not. Latour’s exercise in public hand-wringing signaled a shift in mood. By 2016, with the first election of Donald Trump, the idea that skepticism of science was a right-wing position, not a left-wing one, had become a commonplace, discussed eagerly in The New York Times. For liberals, vaccine denial during the Covid era and Trump’s second-term attacks on the funding of scientific research, covered extensively in these pages, added a new urgency to the defense of science on both practical and principled grounds. There was little appetite for a sociology or philosophy of science that emphasized the messiness and missteps of the scientific process rather than its integrity and triumphs. The distinguished historian of science Peter Dear’s new book, The World as We Know It: From Natural Philosophy to Modern Science (Princeton University Press, 2025), which seeks to tell the story of 18th- and 19th-century science for a general public, may seem comfortably remote from these bitter contests. In its 16 short chapters, Dear draws swift, sure sketches of major discoveries from Newton to Einstein, ably guiding the reader through debates on stellar nebulae, animal taxonomy, atomic chemistry, evolution, and other flashpoints in the history of science. But though a work of history, Dear’s book must still negotiate our polarized present. In a blurb on its back cover, the historian of biology Lynn K. Nyhart alludes to the “present moment, when scientific knowledge is being swamped by misinformation and its institutions are under siege.” Dear himself, in his conclusion, refers to the “yard signs” and “bumper stickers” that proclaim “Science Is Real.” One antidote to both anti-science propaganda and to reductive slogans in science’s defense is a robust history and philosophy of science: exactly what Dear’s scholarship has long offered. But his new book illustrates how difficult such work has become. Dear, an emeritus professor of history at Cornell University, is best known as a creative and philosophically minded historian of the Scientific Revolution. His edited volume The Literary Structure of Scientific Argument (1991) analyzed the rhetoric of Galileo’s thought experiments to brilliant effect. Discipline and Experience: The Mathematical Way in the Scientific Revolution (1995) was a major contribution to the analysis of scientific experiments in early modern Europe and beyond, while Revolutionizing the Sciences: European Knowledge in Transition, 1500-1700 (2001), now in its third edition, remains one of the best overviews of the profound epistemological upheavals of 16th- and 17th-century science. But Dear has also ventured into later periods. Nearly two decades ago, in The Intelligibility of Nature: How Science Makes Sense of the World (2006), he turned to the 18th and 19th centuries to sketch a history and theory of scientific knowledge. Aimed at a generalist audience, Dear’s simple prose belied serious philosophical ambitions. Science, Dear argued, has two aspects: “natural philosophy,” the quest to understand the true nature of the universe, and “instrumentality,” the applied skills and technologies that allow us to manipulate the world for human advantage. Both strands are ancient, but the innovation of the phenomenon we call “science” was to yoke them together. As Francis Bacon wrote, “Human knowledge and human power meet in one; for where the cause is not known, the effect cannot be produced,” an insight typically abridged to “knowledge is power.” Or, in Bertrand Russell’s characteristically blunt phrase, science has two functions, “1. to enable us to know things, and 2., to enable us to do things.” So far, so conventional. But Dear took issue with this familiar story in one respect. Bacon’s formula implied that theory and practice could be fused in a single method. In fact, Dear argued, the quest to understand nature and the desire to manipulate it were coupled only loosely. They could come together, but they could also pull apart. Focusing on natural philosophy, the “knowing” half of the scientific circle, he used a series of case studies from cosmology, taxonomy, chemistry, electromagnetism, and quantum theory to show how theories changed over time, in dialogue with practice, but never reducible to it. Take the case of matter, the basic substrate of the physical world. In the 18th and 19th centuries, scientists not only disagreed about what it was, but also about how well it could be known. In 1789, the chemist Antoine Lavoisier dismissed speculation about the atomic composition of chemicals as “discussions entirely of a metaphysical nature,” as he sought to orient chemistry away from philosophical abstraction and toward laboratory results. But in the 19th century, atoms returned with a vengeance in the atomic chemistry of John Dalton, who wanted to explain the underlying structure of nature. It was not just that Dalton and Lavoisier had a different set of experimental results, or even a different theory, Dear showed. What counted as an explanation had changed. In arguing that scientific theories depended on their intelligibility to human beings with complex arrays of beliefs and commitments, Dear was in sympathy with science studies. Key figures such as the sociologist Steven Shapin emphasized the importance of psychological mechanisms like trust in the formation and acceptance of scientific ideas. But in focusing on the scientific pursuit of knowledge, not its politics or economics, Dear resisted the more cynical perspective of some of his colleagues. The Intelligibility of Nature strikes a very different note than Shapin’s collection of a few years later, Never Pure: Historical Studies of Science as If It Was Produced by People With Bodies, Situated in Time, Space, Culture, and Society, and Struggling for Credibility and Authority (2010), to name just one example. Walking a very fine line, Dear depicted science as driven at once by complex social dynamics and by the intellectual power of real discoveries. It was a testament not only to his own acumen but also to the vitality of the field that he was able to do so. Nearly two decades later, The World as We Know It returns to the questions broached in The Intelligibility of Nature. Like Dear’s earlier study, it begins with the Newtonian cosmos and ends with debates between Einstein and Bohr on quantum physics. Beyond its terminal figures, many of the same characters appear in both studies, including the naturalists John Ray and the Comte de Buffon; the chemists Étienne François Geoffroy, Antoine Lavoisier, and John Dalton; as well as Charles Darwin and Michael Faraday, among others. Its subject is nearly identical: As in The Intelligibility of Nature, The World as We Know It considers natural philosophy as opposed to instrumentality, here defined as the “desire to create a picture of what the world is really like — the world as God knows it — rather than simply having instrumental or operational control over it.” The two books also overlap in insights — and sometimes even in language. The reader who has learned in The Intelligibility of Nature that Buffon’s method of classifying animals “reflected his belief in the importance of the senses and empiricism in learning about nature (a doctrine associated with Newton and the philosopher John Locke)” will experience a sense of déjà vu on reading, in The World as We Know It, that the classification “reflects Buffon’s commitment to the epistemological stance of Newton and his philosophical underlaborer John Locke, who stressed the role of the senses in creating natural knowledge.” Later in the passage, we read that, “because of its stress on understanding the ways of life of animals in their environments, Buffon’s approach could almost be labeled (anachronistically) as ‘ecological.’” And again, “an anachronistic way of putting it would be to say that Buffon recommends an ecological mode of understanding.” Likewise, in The Intelligibility of Nature we read of Dalton that he was initially drawn to meteorology, and that: He did a bit of experimental work on these things, especially having to do with the water-holding capacity of gases, but his real interest lay in understanding what, at an underlying natural-philosophical level, was really going on physically.” Whereas, in The World as We Know It: He did experimental work on these things, especially concerning the water-holding capacity of gases — although not at a very refined level quantitatively — but he was continually trying to develop a theoretical conception of what was happening physically. The final full chapter of each book closes on the same resigned note. Intelligibility: These days, most serious work on the natural philosophical underpinnings and implications of quantum mechanics is performed not by physicists but by philosophers of science. Among scientific practitioners themselves, Bohr’s attempt to use instrumentality as sufficient grounds for a respectable science has met with a high degree of success. And again, in The World as We Know It: Bohr’s and Einstein’s concerns are now questions that are mostly discussed by philosophers of science rather than by physicists themselves. The marginalization of these sorts of questions amounts to the demise of natural philosophy, at least in physics, in the 20th century. Quantum mechanics “works,” and that’s good enough for most scientists who encounter it. Examples could be multiplied. When handling the same subject matter, some echoes are inevitable. Scholars should not feel that because they have written “Isaac Newton died in 1727” in one book, in the next they must describe him as perishing, expiring, or meeting his maker. But the repetitions of language and arguments (not to mention six reproduced images) threaded throughout The World as We Know It are more extensive than that. They should have been caught by Princeton University Press or its reviewers, and revised. Because the two books have so much in common, it is easy to see where they diverge. The World as We Know It is a less theoretical work than its predecessor. The sociology of knowledge that organized The Intelligibility of Nature has been reduced in scale and folded into readings and examples. The taut interplay between history and theory, which gave the earlier study so much interest, is there, but it is subtle. In the earlier book, the case studies demonstrated theoretical claims about the character and development of science. In the later work, each narrative of discovery is an end in itself. Insights emerge from the history, but they do not control the organization of the study. With the theory muted, it can be hard to understand the logic uniting Dear’s sprawling history of more than two centuries of scientific knowledge. The 16 brisk chapters cover an enormous amount of material. But the closer the volume edges to comprehensiveness, the more obvious the missing elements become. A chapter on “Institutions and Pedagogy,” describing the birth of the research university, illustrates the problem. Inserted roughly halfway through the book, the unnumbered chapter is designed as an “entr’acte,” in acknowledgement that it does not fit the study’s organization around scientific discoveries. Yet as Dear is well aware, no general history of the development of modern science can bracket its 19th-century institutionalization and professionalization. It was the 19th-century university, after all, that gave us the “scientist,” a term coined by the Cambridge philosopher William Whewell. Dear’s history of scientific discoveries implies a wider social and institutional history, but it remains largely subterranean, only occasionally extruded under the pressure of the narrative. It must be said that the balance is not all on the side of the earlier study. There are some advantages to the more historical, less theoretical organization of The World as We Know It. Dear’s accounts of paradigm shifts are remarkably lucid, no small accomplishment given that they span fields and centuries. He makes excellent use of the wealth of new scholarship on Darwin and his influences, to which he has himself contributed. It is satisfying to see puzzle pieces from Buffon’s natural history, Georges Cuvier’s animal taxonomy, Thomas Robert Malthus’s demography, and Charles Lyell’s geology recombined seamlessly in the Darwinian jigsaw. Likewise, Dear’s discussion of stellar nebulae, divided between chapters two and 15, shows vividly how Newton, Kant, Herschel, and Hubble reimagined insights and observations as they sought to discover whether the diffuse light that filtered through early telescopes was a glowing, gaseous substance or discrete but distant stars. Yet despite such pleasures, the book remains a more modest work than The Intelligibility of Nature. Dear has clearly not changed his views about the history of science. But in the two decades that have elapsed, the discipline and the world around it have changed, making it harder to write a sociologically and philosophically ambitious history of science for the general reader. That is a shame, because in the age of Silicon Valley and biotechnology, both the reciprocity and the tensions Dear identified between the epistemological and instrumental ambitions of science are more evident than ever. In recent years, some of the most exciting new books on the history of science in early modernity have focused precisely on this pressure point. Important studies such as Pamela H. Smith’s From Lived Experience to the Written Word (2022), James Poskett’s Horizons: The Global Origins of Modern Science (2022), and Vera Keller’s The Interlopers: Early Stuart Projects and the Undisciplining of Knowledge (2023) all shed new light on how early modern science negotiated the relationship between its instrumental and epistemological ambitions, or in Russell’s phrase, knowing and doing. There is every opportunity for a philosophically informed approach to draw new insights from this wealth of material. Dear, unfortunately, has not done so in The World as We Know It. But for future scholars of the history of science, his body of work over nearly four decades may provide just the model. Julianne Werlin is an associate professor of English at Duke University. Thanks for reading The Chronicle Review! Subscribe for free to receive new posts and support my work. Subscribe
Nebraska education board approves funds for healthy food initiative, discusses grant process
After concerns about wanting funding to go to schools, the State Board of Education awarded $2 million in leftover funds to support healthy food in schools for additional projects for infrastructures and marketing.
Nebraska Medical Association honors Sen. Mike Jacobson for rural health care advocacy
State Senator Mike Jacobson has received the Nebraska Medical Association’s 2026 Friend of Medicine Award, the association’s highest honor presented to a non-medical provider.
Nebraska soccer looks to win consecutive Big Ten ranked matches
Nebraska women's soccer has quite the Big Ten lineup, with games against Wisconsin and Rutgers. Back-to-back wins against these teams would be a big break for the Huskers.
Editor Score Predictions: Nebraska vs. Maryland
Every week The Daily Nebraskan senior sports staff makes their score predictions for each football game. This week the Huskers will take on the Maryland Terrapins at Memorial Stadium.
Local high school football highlights and scores (10-1-26)
Here’s a look at our local high school football highlights and scores from October 1st, 2026: Iowa Sioux City East vs. Des Moines Roosevelt G-T/R-A 66, St. Edmond 12 Nebraska Pierce 40, Norfolk Catholic 12 All-Nations League Walthill 54, Flandreau Indian 6
Former Steelers Linebacker Calls Out Patrick Queen: ‘Making Business Decisions’
Former Pittsburgh Steelers linebacker Vince Williams did not hold back on Patrick Queen. Williams thinks Queen is making some business […]
The 5 absolute best space images of 2026 (so far)
A dark, shark-shaped nebula 650 light-years away has won Astronomy Photographer of the Year 2026. See the overall winner and the best category images.
Nebraska’s Dan Osborn responds to leaked audio commenting on Trump supporters
Osborn, an independent running for Senate, answered rapid-fire questions.
Yaya Diaby, Josiah Trotter, Chris Godwin return to practice
Some Bucs starters who had previously missed practice are trending in the right direction. Outside linebacker Yaya Diaby (calf/shoulder), rookie linebacker Josiah Trotter (shoulder), receiver Chris Godwin Jr.
Demon Star and Witch's Head kick off spooky space season
NASA highlighted a triple-binary system and an eerie nebula.
Husker football scouting report: Maryland
This Saturday, Nebraska hosts Maryland in another conference showdown. Several key pieces within the Terrapins indicate they could bring a challenge to the Huskers.
History a factor in Nebraska softball’s next games against Omaha
Nebraska softball has won its first two games of their season against Kansas and is set to play against UNO for the first time since April. The Huskers face Omaha on Sunday, Oct. 4, at Bowlin Stadium.
Michigan State LB Caleb Wheatland on his incoming increased role
Michigan State linebacker Caleb Wheatland talked about the increased role he is going to have this weekend against Wisconsin.
Jack Campbell’s Start Has Been Shockingly Bad
Detroit Lions All-Pro linebacker Jack Campbell has endured a stunningly poor start to the 2026 season, particularly in pass coverage.
Detroit Lions Sign Wide Receiver, Linebacker Prior to Panthers Game
The Detroit Lions promoted LB Amen Ogbongbemiga to the active roster and brought WR Lawrence Keys III back on the practice squad.
Seahawks sign linebacker to practice squad, release D’Anthony Bell
It’s the second day in a row the Seahawks have added a defender to their practice squad, and they’ve released a veteran to make room.
Falcons Sign Former Third Round Linebacker Off Bengals Practice Squad
The Atlanta Falcons have made a move.
Top Ranking for Bellevue University's Counseling Master's
CounselingPsychology.org ranked Bellevue University's Master of Science in Clinical Mental Health Counseling program No. 2 among counseling master's programs in Nebraska for 2027. The ranking recognizes Bellevue University's CACREP-accredited program and its online format designed to support students preparing for counseling careers and licensur...
Beyond the ballot: UNK lecture highlights Nebraska women’s early political influence
KEARNEY - University of Nebraska - Kearney lecture will highlight Nebraska women's early political influence a...
Trellis Health expands member-based primary care to Brunswick
Trellis Health, a MaineHealth subsidiary offering membership-based primary care, now has two offices in Maine
Lewiston will offer funding to help business owners 'put ideas to work'
The city of Lewiston is offering business owners the opportunity to receive development grants of up to $40,000 and loans of as much as $50,000.
Armor expanding, plans to increase size of Arnold facility
Armor Equipment, an Arnold-based sewer, street and waste management equipment company, on Sept. 1 bought the Dakota Truck Co. in Lakeville, Minn., allowing the business to expand its reach to Missouri, Kansas, Nebraska, Iowa, Illinois, Minnesota, Wisconsin, North Dakota and South Dakota.
Democrats eye Nebraska as an opportunity to take a Senate seat away from Republicans
Democrats hope they might be able to swipe both a Senate and a House seat from Republicans in this solidly red state.
Week 5 Nebraska volleyball grades
Nebraska volleyball swept Missouri, Rutgers and Ohio State this past week and proved themselves once again. The players themselves such as Bergen Reilly, Andi Jackson and Harper Murray, have shown that they are efficient and persistent on the court and will continue to succeed.
Small-town athletes making it big at Nebraska
Several small towns in Nebraska have developed admirable athletic talent, some who have made it big at UNL. Athletes in women's basketball, wrestling and track and field, who came from small towns all over Nebraska.
Broncos Add Former Raiders Pass Rusher in Roster Tweak
The Denver Broncos are bolstering their pass rush with the addition of a former Las Vegas Raiders outside linebacker ahead of Week 4's game. The post Broncos Add Former Raiders Pass Rusher in Roster Tweak appeared first on HEAVY.
Dolphins sign linebacker off Bengals' practice squad
Bengals linebacker Shaka Heyward missed several weeks during the 2025 season with a hairline fracture of his left fibula.
‘It’s certainly a challenge for Nebraska families’: GOP senator who supports war in Iran on its economic impact
Dolphins Sign Linebacker in Latest Roster Move
The Miami Dolphins have brought in a linebacker in their latest roster move.
Nebraska moves up in USA TODAY Sports college football re-rank
USA TODAY Sports released its college football NCAA re-ranking, 1-138, for week four. Once again, Nebraska moved up in the rankings.
A Tough Ad Reminds Nebraska Voters About a Brutal Crime and a Pardon
A group supporting Dan Osborn, the independent Senate candidate in Nebraska, is airing an ad attacking Senator Pete Ricketts, a Republican, for pardoning a man convicted of sexual assault.
Colandrea, rushing defense grade high in Nebraska football’s win over MSU
PFF grades detail how certain Huskers shined in Nebraska's decisive victory over Michigan State, highlighting playmakers on offense and defense.
Andi Jackson and Harper Murray lead Husker volleyball on and off the court
Nebraska volleyball has a special duo in their roster. Seniors Andi Jackson and Harper Murray have grown together through college and are showing their best volleyball.
Brian Burns confirmed to have torn ACL
New York Giants linebacker Brian Burns suffered a torn anterior cruciate ligament in his right knee in Week 3
Ethics Watchdogs To Investigate Whether Troubled Multnomah County Health Board Got Dubious Legal Advice
A Washington state attorney has been advising a Portland-area governance board on Oregon Public Meetings Law.
Paul Finebaum slams 'absolute fraud' Lincoln Riley after Oregon loss
The ESPN analyst goes off on the Trojans coach.
Michigan State Report Card: Offensive Line Earns An F
Michigan State graded out every position group after Nebraska, and one of them bottomed out. #GoGreen
Cam Edwards Out for the Season, Fitzgerald Says
Pat Fitzgerald gave his verdict Monday on Cam Edwards, carted off in the first quarter against Nebraska. #GoGreen
Michigan State Injuries Were Massive Hits to the Team
A brutal wave of pregame and mid-match casualties left the Spartans depleted, forcing a depleted roster into a desperate battle of attrition against a surging Nebraska squad.
Corn Nation Overreaction: Huskers Dominate Spartans, Remain Undefeated
Nebraska moved to 4-0 with a convincing 31-13 road victory over Michigan State, and Greg and Jake broke down an “ugly win” that still showed how far the Huskers have come. Nebraska didn’t play its best football, particularly in the running game, but the defense dominated with six sacks, multiple takeaways, excellent tackling, and impressive […]
Nebraska ends winless streak with shutout victory over Michigan
Nebraska closed out its weekend trip to Michigan against the Wolverines. The Huskers got back into the win column, ending their winless streak.
Around the Big Ten: Dylan Raiola shines after vicious hit on Dante Moore
Sports writer Connor Krumme looks at each Big Ten school after most of them made their yearly football conference debut. He looks at Ohio State, Oregon, USC, Washington, Maryland and more as they prepare for the full conference slate and the College Football Playoffs.
Investing in Nebraska’s Health and Safety
US Senator Deb Fischer By U.S. Senator Deb Fischer I often write about using my role in the U.S. Senate to advocate for Nebraska. It’s why I joined the
Oregon says Dante Moore's CT scan and MRI were "clean"
Oregon quarterback Dante Moore, one of the top prospects in the 2027 draft, suffered a significant concussion on Saturday night, when he was knocked unconscious after sliding by USC linebacker Desman Stephens II.
Two Linebackers Shine in Washington Commanders' Home Opening Win
Washington Commanders linebackers Sonny Styles, Kain Medrano reflect on their first NFL interceptions in the 33-31 win over the Seattle Seahawks
Sunday School: Michigan State
Nebraska's performance on Saturday was in stark contrast to recent Husker teams—in the best way.
Tripp Skipper: Barry Moore is going to Washington. Abdul El-Sayed shows what he’ll be fighting
And there may be no clearer illustration of the ideological fights awaiting Congressman Barry Moore in the United States Senate than Abdul El-Sayed.
Michigan State's top five defenders against Nebraska, according to PFF
See the top five defenders Michigan State had against Nebraska, according to PFF.
Inside Gophers coach P.J. Fleck’s ‘crazy’ moment after Washington win
SEATTLE — P.J. Fleck got a little carried away in the immediate on-field celebration after the Gophers’ 27-24 win over Washington on Saturday. Linebacker Maverick Baranowski had just sealed the win in the Big Ten opener with a final-play tackle on Huskies receiver Dezmen Roebuck at Husky Stadium. Roebuck’s cleat slid up into Baranowski’s helmet and bloodied his mouth. Fleck then hugged one of ...
Families and healthcare providers reunite at Nebraska Medicine's annual NICU reunion
Families and healthcare providers shared hugs, appreciation and gratitude; celebrating the bond between them.
Patriots ST coach reacts to underrated rookie's instant success
Patriots special teams coordinator Jeremy Springer has been impressed by rookie linebacker Namdi Obiazor.
Michigan State QB Alessio Milivojevic talks after loss to Nebraska
Check out what MSU QB Alessio Milivojevic had to say after the loss to Nebraska.
Michigan State Injuries Pile Up In Nebraska Loss
Cam Edwards left on a cart and he was not the only Spartan down Saturday. #GoGreen
Three instant takeaways from Nebraska football’s win at Michigan State
Nebraska football (4-0) started conference play with a dominating win at Michigan State (2-2), 31-14, on Saturday, Sept. 26. After sweeping the non-conference slate for the third straight year, NU improved to 4-0 for the first time in 10 seasons. The Huskers earned their first win in East Lansing since 2012.
Report Card: Defense leads the way for Nebraska football at Michigan State
Nebraska (4-0, 1-0) passed its first real test of the season in East Lansing, forcing turnovers and using a big-play offensive attack to work past Michigan State, 31-13.
Raiders’ defensive makeover has an unexpected star leading the charge
Nakobe Dean is wasting no time proving his value in Las Vegas, as the Raiders’ $36 million linebacker has quickly emerged as the “glue” of their revamped defense.
Group mocks Nebraska Gov. Jim Pillen on $2.5M no-bid contract with $5,000 business grants
Nebraska Gov. Jim Pillen, after criticism from opponents for the state budget, now faces mockery from a new group over the $2.5 million no-bid contract he steered to a lobbyist.
Nebraska vs Michigan State
Big Ten play! I am probably wearing a suit and tie by now. I wonder if I’ll get to watch the game in any way. I bought a Starlink mobile just to get internet at this place we’re going to. I hope it works. HOW TO WATCH Time: 4:00pm CST Location: Memorial Stadium, Lincoln, NE Surface: Hellas Turf […]
Game Thread: Michigan State Vs. Nebraska
Hang out with your TOC friends while enjoying some Spartan football
OU-Georgia: Live updates, TV details
Availability: The final Southeastern Conference gameday availability report dropped ahead of kickoff with junior defensive lineman David Stone listed as a gametime decision and senior linebacker Kip Lewis set to
Sci-Fi Central returns to Science Central for 11th year
FORT WAYNE, Ind. (WANE) – Science Central is getting ready for a day celebrating all things sci-fi and fantasy. Organizers joined us on First News Saturday to preview the 11th annual Sci-Fi Central…
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Susan Collins hanging onto Senate seat despite heavy political gravity
The Maine Republican remains locked in a tight race with her Democratic opponent, Troy Jackson.
Three Prop Bets I Love: Nebraska at Michigan State
Capitalize on Cam Edwards’ workload and Jordan Savoury’s consistency as the Spartans return home, looking to dominate the ground game and exploit Nebraska's defense in East Lansing.
Study Reveals Complex, Nonlinear Process of Health Behavior Change Among Women With Polycystic Ovary Syndrome
A recent study in the Journal of Nutrition Education and Behavior (JNEB), published by Elsevier, provides new insight into how women with polycystic ovary syndrome (PCOS) adopt and maintain healthy eating and physical activity behaviors. Researchers found that behavior change is a nonlinear process shaped by factors that can either support progress or lead to disengagement.
Farm succession stories: You can go home to the farm
An Ord, Neb., native and UNL agribusiness major found an enterprise that adds value to the farming operation and allows him to return to the family farm.
Nebraska softball to begin fall season against Kansas
Husker softball is kicking off their season on Sept. 26 at Bowlin Stadium against the Kansas Jayhawks. Most of the team is made up of rookie freshmen so it will be interesting to see how they play.
Editor Score Predictions: Nebraska vs. Michigan State
Husker football is entering the start of their season 3-0, with their next game coming up this Saturday against Michigan State. The Daily Nebraskan sports senior staff share their thoughts and predictions for the game.
Nebraska Department of Health and Human Services prepares to launch TANF pilot program in October
The Nebraska Department of Health and Human Services will launch a redesigned Employment First Program on Oct. 1 as part of a federal Temporary Assistance for Needy Families pilot.
Browns get linebacker help in new 2027 NFL Mock Draft
Kyngstonn Viliamu-Asa lands with the Browns in a new 2027 NFL Mock Draft.
Tennessee assistant William Inge battling serious health issue in hospital
Tennessee linebackers coach William Inge is hospitalized with a serious health issue and will not coach in the team's game against Texas.
Blowhole nebulizer helps cure beluga whale's pneumonia
The vets needed to get creative when antibiotics weren’t moving the needle for her chronic condition.
Bangor health provider announces pay freezes, further cutbacks
Penobscot Community Health Care said its Warren Center for Speech and Hearing and its Unlimited Solutions Clubhouse may close in November.
Nebraska soccer travels north to face two ranked conference foes
After Nebraska's near encounter with Washington, the Huskers will face two Michigan squads in peak form. Sports writer Jack Grigsby details what's ahead.
Husker football scouting report: Michigan State
Nebraska opens conference play in East Lansing against Michigan State this Saturday. Sports reporter Matthew Malloy previews the match.
Three takeaways from Nebraska volleyball’s sweep against Missouri
Nebraska volleyball took on Missouri Wednesday night in a makeup game after the Wrigley Field court disaster that happened on Wednesday, Sept. 6. The two teams were set to play in the inaugural Big Ten/SEC Challenge. Unfortunately, the contest was cancelled early in the first set due to moisture on the court. At the time of cancellation, the Huskers led 11-7.
TENNESSEE VOLS FOOTBALL: Carter semifinalist for Campbell Trophy
The National Football Foundation (NFF) announced Wednesday that Tennessee senior linebacker Arion Carter is one of 206 semifinalists for the William V. Campbell Trophy – college football's premier scholar-athlete award.
Vikings Eyeing Former Seahawks $2.9 Million LB
Head coach Kevin O'Connell and the Minnesota Vikings had a former Seattle Seahawks linebacker try out for their roster Tuesday. The post Vikings Eyeing Former Seahawks $2.9 Million LB appeared first on HEAVY.
Lincoln brewery shuts down after more than a decade in business
Backswing Brewing Co. has closed its doors after serving customers in Nebraska for more than 10 years.
Who won the NEBA forum? Derzypolski, Perez compete for business vote
Tallahassee commission candidates Tom Derzypolski and P.J. Perez shared their plans for city growth at a recent forum.
Nebraska football TE Carter Nelson to miss Michigan State game
Nebraska football tight end Carter Nelson expected to miss time with an injury.
Huskers dominant in recent NIL sales
UNL was ranked third in the nation in NIL sales amongst all universities. Nebraska volleyball players such as Harper Murray, Andi Jackson and Bergen Reilly placed amongst the top five spots for top-selling female athletes in August.
Week 2 Linebacker Usage and Review
Steve Hungarter uses several metrics to break down what the first two weeks told IDP managers about which LBs appear to be the real thing.
Diesel price spike straining Nebraska farmers, businesses
Diesel prices are surging in Nebraska, with one business reporting an 82% jump in fuel spending.
QB Alessio Milivojevic talks turning the page to Nebraska
Michigan State quarterback Alessio MIlivojevic talked about bouncing back against Nebraska.
Kono’s flawless Round 3 buoys Nebraska women’s golf at Ram Classic
Nebraska women’s golf played Monday and Tuesday in the Ben Connell Ram Classic hosted by Colorado State University at Ptarmigan Country Club in Fort Collins. The tournament marked the Huskers’ second outing of the season after they hit the links at The Bruzzy in Texas earlier this month. The two-day, 54-hole event welcomed 76 golfers from 13 schools that included: Washington, San Diego State, Washington State, UC Davis, Cal Poly, Wyoming, Hawaii, Southern Miss, Nevada, Northern Colorado, Colorado State and the event’s winner, UNLV, which managed to pull away from the competition with a 15-stroke victory at a cumulative 19-under par.
Lincoln brewery shuts down after more than a decade in business
Backswing Brewing Co. has closed the door after serving customers in Nebraska for more than 10 years.
Detroit Lions Make Decision on LB Joe Bachie
The Detroit Lions reportedly released linebacker Joe Bachie in a corresponding move after signing safety Bishop Fitzgerald from Pittsburgh’s practice squad.
OU football recruiting tracker: 4-star linebacker Jay Schell commits
This post tracks OU football's recruitment out of high school. The Sooners currently have 27 commits in the 2027 class and are ranked No. 6 in the nation. They currently
Edgerrin Cooper Breaks 27-Year-Old Packers Record
Exploding into his third season, the disruptive linebacker is anchoring a shorthanded Green Bay Packers defense.
Political science department holds bipartisan midterms panel
The Department of Political Science last Wednesday hosted "Perspectives on the 2026 Midterm Election” as part of the Peter J. Hoagland Integrity in Public Services Lecture Series at the Sheldon Museum.
Monday Night Therapy: Huskers vs. Spartans Week 4
Minnie Hunt welcomes Husker Chuck back to Monday Night Therapy to recap Nebraska’s 3-0 start and look ahead to the Huskers’ first Big Ten matchup against Michigan State. While Nebraska handled its first three opponents as expected, Chuck cautions that conference play represents a significant jump in competition and should provide a much better measuring […]