SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Lau " 9,454 found 🔀 AI-powered Shuffle
Steam Machine one step closer to launch as benchmarks surface online, here’s how it compares to the Steam Deck
We can now have an early look at some Steam Machine benchmarks after results were uploaded to Geekbench, suggesting reviews are underway.
Apple Plans Camera AirPods Alongside Upgraded Foldable iPhone in 2027
Apple Inc.’s upcoming camera-equipped AirPods, a product meant to vault the company into the AI device market, is scheduled to launch in late 2027 as part of a flurry of new releases.
Dolphin Entertainment, Kynetic Media Ventures Launch Graviteur Studios
Dolphin Entertainment and Kynetic Media Ventures have launched Graviteur Studios to produce modestly budgeted movie and TV projects from creators.
Kynetic Media Ventures and Dolphin Entertainment Launch Graviteur Studios for Creator-Led Projects
Dolphin Entertainment and Kynetic Media Ventures have launched Graviteur Studios, a production venture designed to tap into the creator economy to produce modestly budgeted movies and TV projects. Dol...
Central City Flower Girls: A treasured tradition marks its 94th year
CENTRAL CITY OPERA Central City News: The 94th presentation of the Central City Flower Girls got off to its usual booming start, thanks to a perfectly timed dynamite blast that reverberated from an undisclosed location within earshot of the Teller House Garden. The window-rattling boom may startle those unfamiliar with the time-honored tradition, but it generates knowing smiles and a smattering of applause from everyone else. Once the sound subsides, master of ceremonies Roopesh Aggarwal, vice president/investor relations […]
The Steam Machine Is Likely in Testers’ Hands, as 2 Fresh SteamOS Benchmarks Leak
Steam Machine "Fremont" hits Geekbench running SteamOS, hinting at an imminent Summer launch for Valve's new console
Plaud says its software business topped $100M in ARR after shipping over 2M AI notetakers
Plaud is trying to make a mark in a crowded market full of AI-powered meeting notetakers.
Steam Machine could launch as early as this month, leak claims
After Valve posted a hopeful, yet vague, update on its exciting new console, new leaks point to an official Steam...
15 common health myths doctors want you to stop believing
Medical misinformation persists because it sounds plausible. Here's what the evidence actually says about 15 things most people get wrong
Northwestern Medicine Announces a $35M Grant to Launch a Community Health Institute
Schreiber Philanthropy is investing in Northwestern Medicine’s efforts to expand access to care, build the community health workforce, and address social health needs
‘Marathon’ Season 2 And Free Week Did Not Turn Things Around
Marathon's free week and season 2 launch are now over, but the player count trajectory has not changed at all as a result.
Under Mission 300, a New Way of Doing Business Connects Over 50 Million People to Electricity Across Africa
Mission 300 is now delivering electricity access at nearly double the pace recorded at the initiative's launch — proof that coordinated action can drive
Central Valley business launches summer ice cream truck with free treats
A Central Valley heating and cooling company is offering a sweet way to beat the summer heat with a new community initiative.
Schlage’s UWB-enabled smart lock launches this month
The Sense Pro deadlock was announced over a year ago.
Researchers receive funding to launch USC’s first clinical study of psilocybin for mental health
Related News NIH investment totaling 30.7M will expand USC-led AI effort to decode Alzheimer’s disease April 2, 2026 USC study maps brain network changes linked to bipolar disorder severity and […]
How To Launch ‘Destiny 2’ Raid Bosses Into The Sun
Destiny 2's final update has arrived, and with it, more bugs that are destroying raid bosses hilariously and easily.
These 36 Scientists Are Leading the Way to Biomedical Discoveries
On June 16, Pew announced the 2026 class of Pew Scholars Program in the Biomedical Sciences, Pew Latin American Fellows Program in the Biomedical Sciences, and Pew-Stewart Scholars Program for Cancer Research. These researchers will receive multiyear grants and join a community of more than 1,000 scientists who are taking creative approaches to cancer biology, neuroscience, immunology, and more.
GTA 6 May Shatter All Sales Records with 45+ Million Units Sold on Launch Day, According to Piper Sandler
Piper Sandler says GTA 6 could sell more than 45 million copies at launch, setting an incredible new record for the franchise and industry.
Pitt Athletics And JMI Sports Launch H2PNIL To Elevate Student-Athlete NIL Support
PITTSBURGH – Pitt Athletics and JMI Sports, a leading multimedia rights and venue development company, announced today the launch of H2PNIL, a comprehensive ...
Xbox Game Pass adds new day-one game today
Xbox Game Pass subscribers can play Stormcloud Games' 3D action-platformer Junkster today, as it launches into the service for console and PC.
United States Announces U.S. Government Members of the U.S.-Uzbekistan Business and Investment Council
United States Announces U.S. Government Members of the U.S.-Uzbekistan Business and Investment Council Press Release June 16, 2026 Today, at the fifth annual Tashkent International Investment Forum (TIIF 2026), the United States announced the following inaugural members of the U.S.-Uzbekistan Business and Investment Council: U.S. International Development Finance Corporation (DFC) Vice President Bethany Aquilina Brez Export-Import Bank of the United States (EXIM) Senior Vice President Sarah Witten Assistant Secretary of Commerce, David Fogel Assistant Secretary of State for Economic, Energy, and Business Affairs, Caleb Orr U.S. Ambassador to Uzbekistan, Jonathan Henick Launched in Washington, D.C., in April 2026, the U.S.-Uzbekistan Business and Investment Council serves as the premier bilateral platform to accelerate trade and catalyze private sector investment between the United States and Uzbekistan. The Council is Co-Chaired by Special Envoy for South and Central Asia, Ambassador Sergio Gor and Saida Mirziyoyeva, Head of the Administration of the President of the Republic of Uzbekistan. The Council gives American businesses direct access to U.S. government financing, trade promotion, and market development tools to execute large-scale projects in Uzbekistan. Uzbekistan holds significant reserves of critical minerals essential to U.S. technology, defense, and energy sectors. The Council provides a direct mechanism to advance U.S. access to these resources through transparent, mutually beneficial partnerships. Through their participation, the American members of the Council will deepen the institutional framework for American commercial engagement in Uzbekistan.
Orkin Invites Students to Imagine Life in 2151 Through National Virtual Insect Science Fair
As Orkin marks 125 years of helping people better understand and manage pests, the company is launching the Orkin Insect 2151 Science Fair. The national virtual competition challenges students ages 14-18 to explore entomology and imagine how insect-inspired ideas could help solve real-world challenges over the next 125 years. Born out of Orkin's 125th anniversary and vision for the future, the competition encourages students to explore how insect science can inspire tomorrow's innovations in way
Noctua NL-LC1 AIO coolers are now available, starting at $219.90
Amazon gets first stock, other retailers to follow. Noctua has officially launched its first all-in-one liquid CPU coolers.
Digital Science launches self-citation screening tool
Dimensions Citation Check identifies self-citation, assesses its significance, and helps editors make informed decisions
Japan's tech business SoftBank rolls out OpenAI 'patches' against cyberattacks
TOKYO (AP) — Japanese technology giant SoftBank Group Corp. is launching a service using OpenAI technology to protect against the looming threat of cyberattacks, both companies said Tuesday.
Japan's tech business SoftBank rolls out OpenAI 'patches' against cyberattacks
Japanese technology giant SoftBank Group Corp. is launching a service using OpenAI technology to protect against the looming threat of cyberattacks
Japan's tech business SoftBank rolls out OpenAI 'patches' against cyberattacks
Japanese technology giant SoftBank Group Corp. is launching a service using OpenAI technology to protect against the looming threat of cyberattacks. Chief Executive Masayoshi Son called Japan’s...
Foxwoods Launches SummerFest 2026 With Gaming, Entertainment, Dining Events
Foxwoods Resort Casino has announced SummerFest 2026, a season-long series of gaming promotions, live entertainment, dining events, and resort experiences running through late August.
Lenovo quietly launches new tablet with big JBL speaker and 120Hz display
The Lenovo Tab Plus Gen 2 was silently announced through iF Design in February 2026. Now, the company has listed the tablet for sale. This 12.1-inch pad with a large JBL speaker starts at €429.01 in the EU.
SkinVision Pro Launches Globally at HLTH Europe: AI-powered Skin Health Platform Connected To Healthcare Providers
SkinVision today launched SkinVision Pro, a platform that connects medical practices directly to the SkinVision Service, an AI-powered solution that provides a risk indication for skin spots. The announcement was made at HLTH Europe, responding to growing demand from medical practices seeking to integrate skin assessment results into their clinical workflow. The launch comes as skin cancer incidence has tripled over the past two decades, dermatology wait times reach up to six months in many heal
CSUMB launches public health degree
What has been a concentration in the collaborative health and human services program is now its own major.
This is why a new East Cobb business is rushing to help homeless students
Big Frog Custom T-Shirts launched a "Room for Everyone" fundraiser in East Cobb to support homeless students.
Taiwan’s website for intelligence tips from the mainland spurs debate
‘Contact window’ launched for political, military, economic and social intelligence but critics say disinformation will be a challenge.
Digital Science Launches Dimensions Citation Check API for Self-Citation Risk Screening
London, United Kingdom--(Newsfile Corp. - June 16, 2026) - Digital Science, a leading technology company serving stakeholders across the research...
Siri AI in iOS 27: Features, Requirements, and How It Works
The biggest change in iOS 27 is Apple's total overhaul of Siri, with Siri turning into Siri AI. Apple delivered on the features originally promised at WWDC 2024 and added new capabilities that turn Siri into a viable competitor to chatbots like Claude and ChatGPT. Siri AI is available in the iOS 27 beta, but everyone will get access this fall. Below, we walk through everything new you can expect from Siri.
Apple iPhone 18 Pro Release Date: How WWDC 2026 Clues Signal September Launch Details
Apple's WWDC 2026 schedule mirrors last year's rollout, offering fresh clues about when the iPhone 18 Pro, iPhone 18 Pro Max and rumored foldable iPhone could launch.
Trella Health Launches Physician Group Explore & Analyze to Help Post-Acute Organizations Identify High-Value Referral Opportunities
Trella Health, the leading provider of market insights and CRM solutions for post-acute care – now supporting hospital discharge planning via its Repisodic platform – today announced the launch of Physician Group Explore & Analyze, a new feature within Trella Insights designed to help home health, hospice, and skilled nursing organizations identify, prioritize, and engage high-value physician group opportunities.
‘Trump has surrendered to Iran’: Some prominent GOP hawks fear Trump just caved
When President Donald Trump launched the Iran war in February, he risked alienating the non-interventionist base he had spent a decade cultivating.
Report: USC RHP Gavin Lauridsen enters the NCAA transfer portal
USC right-handed pitcher Gavin Lauridsen has entered the NCAA transfer portal after spending one year with the Trojans.
Juggernaut Capital's John Shulman: Entering golden era of investing in women's sports
John Shulman, Juggernaut Capital, and Gareth Bale, former Real Madrid winger, join 'Closing Bell' to discuss Juggernaut's latest sector launch, if the fund is raising new capital and much more.
"Three Women and Me" Launches a Bold New Health Media Platform Designed to Change the Conversation Around Women's Health and the Issues Families Face Every Day
Award-Winning Producer Charles Mattocks and Bionic Bloom's own Dr Angela Fisher- Join Heather Reilly Hiemstra, Dr. Jenny Vaughn-Curtman, and Dr. Cathleen Gerenger, for a Powerful New Television Series and Podcast Featuring World-Renowned Experts, ...
No iPhone 18 This Year, Apple Supplier Comments Seemingly Confirm
Apple's standard iPhone 18 model will launch in early 2027, based on comments from a partner in the company's supply chain that appear to corroborate rumors of a delayed spring release for the base model. Apple typically works on an annual smartphone launch cycle where it releases the entirety of its latest flagship iPhone series in the fall, usually around mid-September. That appears set to change this year, however.
As Civilization 7's lengthy revitalisation continues, much-requested hotseat multiplayer is one of several new features arriving next week
Almost 18 months after Civilization 7's bumpy launch, Firaxis' slow and steady course correction is set to continue with the launch of another major update.
Assassin’s Creed Shadows final update launches June 16, adds new story quest and end-game feature
Publisher Ubisoft and developer Ubisoft Quebec will release the final update for Assassin’s Creed Shadows on June 16, the companies announced. It will add the new story quest “Black Tid…
STLL Studios Launches Narrative Division, STLL ENTERTAINMENT
Little Black Book, Production company expands into feature film and long-form storytelling with two projects in post-production, four titles in active development and signing of Nick Barr
Secretary Kennedy Joins Secretary Burgum to Launch GetActive.gov During Colorado ‘Take Back Your Health’ Tour
HHS Secretary Robert F. Kennedy, Jr. launched GetActive.gov, a new national resource to help Americans improve their health.
Janelia’s Two Big Bets: Decoding the Brain and Reinventing How Science is Done
HHMI’s Janelia Research Campus is launching a decade-long scientific effort to pursue two coequal goals: understanding how the brain generates complex behavior, and developing a new mode of scientific discovery in which biologists and AI work together as partners in discovery.
Electronic Arts launches EA Advertising, a new way for brands to advertise 'directly into gameplay'
Electronic Arts announced EA Advertising, a new way for brands to connect with fans through its portfolio of games, from stadium signs to custom content.
Requiem Creative Wins Multiple Golden Trailer Awards, Earns Clio Entertainment Honors, and Emerges as One of Entertainment Marketing’s Fastest-Rising Agencies
Rapidly growing entertainment marketing agency recognized across theatrical, streaming, television, gaming, music, and digital campaigns less than two years after launchLOS ANGELES, June 15, 2026 (GLOBE NEWSWIRE) -- Requiem Creative, the Los Angeles-based entertainment marketing agency operating within the Ramsey Theory Group portfolio, today announced a series of major industry accolades, including Golden Trailer Awards wins, Clio Entertainment finalist honors, and numerous nominations spanning
Xbox Game Studios boss Craig Duncan steps down
The head of Xbox Game Studios Craig Duncan has stepped down after more than 18 months in the role. Duncan replaced former Studios boss Alan Hartman in November 2024, and oversaw Halo Studios, The Coalition, Flight Sim, Turn 10, Playground Games, Rare, Obsidian, Ninja Theory, Compulsion Games, The Initiative, Double Fine, InXile, Undead Labs, World’s Edge and XGS Publishing. He departs the organization this week. His studios will report to Xbox Chief Content Officer Matt Booty until a replacement is found. Duncan has been part of the Xbox organization since 2011 and is best known for running highly regarded UK developer Rare for nearly 14 years. He oversaw the developer’s Kinect and Sea of Thieves eras. Prior to that, he held various senior roles at Codemasters, Midway and Sumo Digital, and worked cross titles such as Sonic and Sega All-Stars Racing, Wheelman and Colin McRae. He's also VP of the charity SpecialEffect. Subscribe Meanwhile, Xbox Game Studios chief of staff Louise O’Connor will also be leaving the company. O’Connor joined Rare in 1999 beginning as an animator on cult favourite N64 game Conker’s Bad Fur Day. She’s worked in numerous art and production roles at the UK studio, and even won an AIAS award for voicing the character Leafos in Viva Piñata. She left Rare following the cancellation of Everwild in 2025, before becoming chief of staff in September that year. In an email to staff, Duncan wrote: “When I stepped into the role of leading XGS 20 months ago, my purpose was to serve our studios, our teams, and the people making our games. Together, we set out to deliver high-quality games, strengthen the cultural fabric across our studios, and help shape the future of the business. I’m proud to say we delivered many flawless launches that drove business success for the company.” On O’Connor, he added: “Louise has been a thoughtful, creative, and trusted partner who has consistently championed the craft and supported our studios with clarity and care. I’m grateful for everything she’s brought to XGS, and I’m sure she’ll be successful in whatever comes next for her.”
Xbox Game Studios boss Craig Duncan steps down
The head of Xbox Game Studios Craig Duncan has stepped down after more than 18 months in the role. Duncan replaced former Studios boss Alan Hartman in November 2024, and oversaw Halo Studios, The Coalition, Flight Sim, Turn 10, Playground Games, Rare, Obsidian, Ninja Theory, Compulsion Games, The Initiative, Double Fine, InXile, Undead Labs, World’s Edge and XGS Publishing. He departs the organization this week. His studios will report to Xbox Chief Content Officer Matt Booty until a replacement is found. Duncan has been part of the Xbox organization since 2011 and is best known for running highly regarded UK developer Rare for nearly 14 years. He oversaw the developer’s Kinect and Sea of Thieves eras. Prior to that, he held various senior roles at Codemasters, Midway and Sumo Digital, and worked cross titles such as Sonic and Sega All-Stars Racing, Wheelman and Colin McRae. He's also VP of the charity SpecialEffect. Subscribe Meanwhile, Xbox Game Studios chief of staff Louise O’Connor will also be leaving the company. O’Connor joined Rare in 1999 beginning as an animator on cult favourite N64 game Conker’s Bad Fur Day. She’s worked in numerous art and production roles at the UK studio, and even won an AIAS award for voicing the character Leafos in Viva Piñata. She left Rare following the cancellation of Everwild in 2025, before becoming chief of staff in September that year. In an email to staff, Duncan wrote: “When I stepped into the role of leading XGS 20 months ago, my purpose was to serve our studios, our teams, and the people making our games. Together, we set out to deliver high-quality games, strengthen the cultural fabric across our studios, and help shape the future of the business. I’m proud to say we delivered many flawless launches that drove business success for the company.” On O’Connor, he added: “Louise has been a thoughtful, creative, and trusted partner who has consistently championed the craft and supported our studios with clarity and care. I’m grateful for everything she’s brought to XGS, and I’m sure she’ll be successful in whatever comes next for her.”
Sony 'Hopes' to Launch PS5's God of War Laufey in the First Half of 2027
But plans could change
The Relic: First Guardian launches July 31 for PS5 and PC, later this summer for Xbox Series and Switch 2
Dark fantasy Soulslike action RPG The Relic: First Guardian will launch for PlayStation 5 and PC via Steam on July 31, followed by Xbox Series and Switch 2l later this summer, publisher Perp Games …
Wyatt Langford homers on 1st pitch and Rangers beat Red Sox 6-4
Wyatt Langford hit Connelly Early's first pitch over the Green Monster completely out of Fenway Park, and Kyle Higashioka launched a three-run homer to help the Texas Rangers avert a three-game sweep with a 6-4 victory over the Boston Red Sox.
Electronic Arts Introduces EA Advertising, Launching Brands Directly Into Gameplay and Live Experiences
Connecting brands to highly engaged audiences through an exclusive EA SPORTS Partner Program, in-game integrations, creative partnerships, and scalable advertising capabilities across EA’s global portfolio Electronic Arts Inc. (NASDAQ: EA), the global leader in interactive entertainment, today announced the launch of EA Advertising , a new platform transforming how brands connect with audiences through digital and real-world experiences across its global portfolio of games. EA sits at the intersection of entertainment, sports, technology, music, and culture. Across console, mobile, and PC, our games and services reached more than 120 million players 1 each month during fiscal year 2026. Together, this scale and frequency of engagement create meaningful opportunities for brands to connect with audiences through authentic, interactive experiences. EA SPORTS is one of the largest interactive sports platforms in the world, connecting hundreds of millions of players across console, PC, and
Penn launches $18 million facility to advance RNA technology’s role in health, agriculture
The RNA manufacturing hub opened this spring in University City. The National Science Foundation has invested in five such facilities nationally, each focused on a specific biological material.
BioSTL Builds Gateway for U.K.'s National Health Service Innovators with St. Louis as Launch Point into U.S. Market
BioSTL Global, the international arm of BioSTL, the backbone of the region's bio-innovation ecosystem, has reached an agreement with the innovation network commissioned by the U.K.'s National Health Service (NHS) that promises to attract new companies to St. Louis' nationally recognized healthcare industry.
A new chapter begins for Football Italia
Football Italia is proud to announce the launch of a brand-new YouTube project that brings you even closer to the biggest stories in Italian football.As part of our expanded coverage of Serie A and th...
Uruguay XI vs Saudi Arabia – Predicted lineup and team news
Uruguay launch their World Cup campaign against Saudi Arabia in Miami on Monday.La Celeste aim to secure a dominant victory in this Group H opener. Marcelo Bielsa has implemented a high-pressing tacti...
Community wellbeing programme launches in Truro for residents
Sessions will focus on areas including physical health, emotional wellbeing and stress management.
Apple’s iPhone Ultra Now Tipped To Launch In 2027 With A Base Price Of $2,000, While The High-End Variant To Cost $2,200
Apple is apparently pushing back the debut of its iPhone Ultra amid an onslaught of engineering and supply chain-related challenges.
Entertainment Notebook:Checking out the Fringe Festival; documentary on sports collectibles; Les Belles Soeurs in Yiddish
Have you been to the Montreal Fringe Festival yet? On Saturday I took in a few shows, Existential Lingerie with Lou Laurence and A Lone Loon.
Mercy launches inaugural 5K at Maryland Zoo in Baltimore
Sunday offered a perfect morning for the inaugural Mercy Race for the Future 5K and 1-mile Walk.
Barron Trump-linked beverage brand launches first product with Florida-inspired twist
SOLLOS Yerba Mate, a beverage brand linked to Barron Trump, has launched its first product — a Pineapple + Coconut Florida-inspired yerba mate drink.
Pacifica businesses launch 'Project 1334' in response to last-place ranking in WalletHub study
It's called "Pacifica Project 1334," and it's in response to a recent WalletHub study that placed Pacifica dead last among small U.S. cities for starting a business. Here's how the campaign initiative leans into the criticism with humor.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
The Fable 5 AI Model Just Went Dark. What the US Government’s Playbook Means for AI Companies—and Every Business Leader
Anthropic’s newest AI went dark just three days after launch. What happened next offers a stark warning for any CEO facing a powerful adversary.
Seth Rogen recalls filming 'The Studio' after Catherine O'Hara died: 'We didn't know what to do'
Seth Rogen says 'Studio' cast and crew continued filming after learning of Catherine O'Hara's death because 'making each other laugh' felt better than anything else they could have done.
4 Lines You Should Include in Your Claude Skill
Without these, Claude will be confidently wrong.
Steven Spielberg's 'Disclosure Day' opens No. 1
Steven Spielberg’s “Disclosure Day,” billed as his first popcorn movie in years, launched with $44 million in domestic theaters.
Steven Spielberg's 'Disclosure Day' opens No. 1, while 'Obsession' sensation continues
Steven Spielberg’s “Disclosure Day,” billed as his first popcorn movie in years, launched with $44 million in domestic theaters. “Disclosure Day” opened largely as expected, collecting $92.9 million worldwide over
Steven Spielberg’s ‘Disclosure Day’ opens No. 1, while ‘Obsession’ sensation continues
NEW YORK (AP) — Steven Spielberg’s “Disclosure Day,” billed as his first popcorn movie in years, launched with $44 million in domestic theaters, according to studio estimates Sunday. “Disclosure Da…
Steven Spielberg's 'Disclosure Day' opens No. 1, while 'Obsession' sensation continues
Steven Spielberg’s “Disclosure Day,” billed as his first popcorn movie in years, launched with $44 million in domestic theaters.
Steven Spielberg's 'Disclosure Day' opens No. 1, while 'Obsession' sensation continues
NEW YORK — Steven Spielberg’s “Disclosure Day,” billed as his first popcorn movie in years, launched with $44 million in domestic theaters, according to studio estimates Sunday.
Why Apple built a third-party AI system for Siri and then refused to show it at WWDC
Apple's iOS 27 beta contains an Extensions framework for Claude, Gemini, and ChatGPT inside Siri, but the feature was absent from the WWDC 2026 keynote.
Samsung Galaxy S27 and Xiaomi 18 spotted: Major Leica camera lineup changes expected
Months before launch, early traces of two of next year's likely most important camera flagship rivals have appeared in databases. Model numbers have been discovered for both the Samsung Galaxy S27 and an initial Xiaomi 18 model, with major changes to the lineup becoming apparent for the latter in particular.
BRCC, Ochsner launching mobile healthcare lab to bring new education opportunities to students
A new education tool could open the door to a career in healthcare for more people in the Baton Rouge area.
An AI startup founder is trying to vibe code his own "Grand Theft Auto" game
Can Claude deliver a viable GTA ripoff before the most hyped game of all time releases this November?
Sonos launches Play and delivers portable desk sound with IP67 protection
Hands-on review of the Sonos Play at $299, a dockable, IP67-rated hybrid speaker with Trueplay tuning and phone charging; compact and ideal for desk use and light outdoor listening.
GeIL AQUARIUS Diamond RGB DDR5-6000 32GB kit launches for $354 in China
DDR5-6000 CL36 kit for AMD platforms. GeIL has launched its AQUARIUS Diamond RGB memory kit in China.
Oregon couple uses social media sketches to advocate for transparency in healthcare
Dr. and Lady Glaucomflecken — otherwise known as Will and Kristin Flanary — are using humor for healthcare advocacy and education.
Apple iPhone 18 Pro Release Date: How WWDC 2026 Clues Signal September Launch Details
Apple's WWDC 2026 schedule mirrors last year's rollout, offering fresh clues about when the iPhone 18 Pro, iPhone 18 Pro Max and rumored foldable iPhone could launch.
SAMA launches Black Hole Turbo case with sound-damping panels for around $44
Now available in China for just $44. The Black Hole Turbo measures 473 × 230 × 490 mm and supports ITX, M-ATX, ATX and E-ATX motherboards.
Intel to launch Core 200 "Raptor Lake Next" in 2027 for LGA-1700 socket
Series 2 Intel® Core Processors, it has been known since April really.
Active Minds Launches National Youth-Led Mental Health Movement to Equip 100,000 High School Student | The South Pasadenan
Altadena and Pasadena youth lead a new mental health movement with Active Minds and Google.org to build resilience following the devastating Eaton Fire.
Guardians Make Chase DeLauter Announcement After Leaving Tigers Game
The Cleveland Guardians announced an update on rookie outfielder Chase DeLauter.
Laugh Track: No shortage of funny business at Dartmouth
The Dartmouth spoke with members of three comedic performance groups and a satirical publication on campus to understand how they keep campus laughing.
NMSU helps launch biotech game that lets students explore science careers
NMSU and UConn Extension developed a free 4-H biotech game that lets students explore 10 science careers through hands-on tasks.
States launch investigation into ChatGPT's impact on young users
New York State Attorney General Letitia James served OpenAI a subpoena on Friday seeking a wide range of documents, The Wall Street Journal reported.
SBA moves to revise 8(a) rules while preserving tribal, ANC eligibility
Details By Brian Edwards Native Contracting June 13, 2026 The U.S. Small Business Administration has proposed changes to its 8(a) Business Development Program that would eliminate race-based presumptions of social disadvantage for individually owned businesses while leaving eligibility standards unchanged for tribally owned enterprises, Alaska Native corporations and other Native entity-owned participants. In both the title and summary of the proposed rule published in the Federal Register, SBA emphasized that the changes only apply to individually owned firms and “do not impact entity-owned firms,” including tribes, Alaska Native corporation, Native Hawaiian organizations and community development corporations. The proposed rule, announced June 11, would require all individual applicants seeking admission to the 8(a) program to submit evidence demonstrating social disadvantage. Membership in a racial or ethnic group alone would no longer establish eligibility, according to the SBA. For Indian Country, the agency said eligibility standards for businesses owned by federally recognized tribes, Alaska Native corporations, Native Hawaiian organizations and community development corporations would remain unchanged. The proposal comes after the Department of Defense reaffirmed that participation by tribes and Alaska Native corporations in the 8(a) program is based on their political status under federal law rather than diversity, equity and inclusion initiatives. In a May 28 letter to Alaska's Republican Sens. Lisa Murkowski and Dan Sullivan, Under Secretary of Defense for Acquisition and Sustainment Michael P. Duffey wrote that participation by federally recognized tribes and Alaska Native corporations in federal programs is “grounded in their political status as Native Americans, not DEI initiatives.” The SBA proposal follows a 2023 federal court ruling that found unconstitutional the program's rebuttable presumption that members of certain racial and ethnic groups were socially disadvantaged. SBA Administrator Kelly Loeffler said the proposed rule would establish a single standard for individually owned applicants by requiring evidence of social disadvantage. The 8(a) Business Development Program provides participating firms with business development assistance and access to federal set-aside and sole-source contracting opportunities. The program remains a major source of federal contracting revenue for tribal enterprises and Alaska Native corporations. Native-owned firms received $16.1 billion of the program's approximately $26 billion in federal contract awards during fiscal 2024, according to data previously reported by Tribal Business News. The proposal also arrives amid ongoing concerns from Native contractors about SBA administration of the program. In May, the Native American Contractors Association and 53 Native-owned businesses urged SBA to address delays in processing 8(a) applications, saying some reviews had stretched beyond regulatory deadlines and appeared to have stalled since August 2025. The proposed rule is open for public comment through July 13. The Federal Register notice does not reference tribal consultation or indicate whether SBA determined consultation was unnecessary because tribal eligibility standards are unchanged. The SBA has not announced when the proposed rule would take effect. The agency is expected to accept public comments before issuing a final rule.About The AuthorAuthor: Brian EdwardsBrian Edwards is associate publisher and associate editor of Tribal Business News and Native News Online. He is a longtime publisher, editor, business reporter and serial entrepreneur. Subscribe Today!Other Articles by this authorDefense Department reaffirms tribal, ANC eligibility in SBA 8(a) programTribal heritage projects eligible for up to $100K in federal funding through NPS programIHS launches tribal long-term care construction initiative with three projectsIḷisaġvik College acquires site for long-planned Utqiaġvik campus This article is available to paid digital subscribers. Click here to sign in or get access.
Rep. Tenney discusses US strike, FISA law, and anti-American rhetoric in NYC politics
Rep. Claudia Tenney, R-NY., discusses a lethal US strike in Venezuela against the Tren de Aragua gang leader and the lapse of FISA Section 702.
Apple iPhone 18 Pro Release Date: How WWDC 2026 Clues Signal September Launch Details
Apple's WWDC 2026 schedule mirrors last year's rollout, offering fresh clues about when the iPhone 18 Pro, iPhone 18 Pro Max and rumored foldable iPhone could launch.
Intel Reportedly Prepares Itself For Raptor Lake ‘NEXT’, As The Demand For DDR4 Platform Increases Significantly
Intel plans to launch Raptor Lake Next CPUs in early 2027 to meet DDR4 demands alongside Nova Lake processors amid high DDR5 prices.
Forgotlings for PS5, Xbox Series launches June 18
The PlayStation 5 and Xbox Series versions of 2D cinematic side-scrolling action adventure game Forgotlings will launch on June 18, publisher Hitcents and developer Throughline Games announced.
This Guy Is Trying to Vibe Code GTA 6 Before Its Official Release
An AI startup founder is using Claude to make a GTA ripoff.
US Government Suspends Access To Claude Fable 5 And Mythos 5 (What It Means For Your Business)
The US government just forced Anthropic to suspend Claude Fable 5 and Mythos 5 overnight. Here is what every business owner building on AI needs to do.
Months After the FBI Raided His Garage Chemistry Lab, Teen Science Prodigy Graduates from College (Exclusive)
"It was all an unfortunate misunderstanding," says 18-year-old Amalvin Fritz, who is applying to medical school and launching a biological science startup
AMD Tackles NVIDIA’s $4679 DGX Spark AI PC With Its $3999 Ryzen AI Halo: Now Available With 128 GB Memory For Blazing Fast LLMs
AMD has officially launched its Ryzen AI Halo AI PC, which offers super-fast token throughput at a $3999 price point.
Apple iPhone 18 Pro Release Date: How WWDC 2026 Clues Signal September Launch Details
The clues revealed by Apple at its Worldwide Developer Conference indicate when the next iPhones will be announced and go on sale.
UC grads launch mobile ice cream business
The duo moved to Cincinnati and 2012 and were looking for a new, fufilling venture in addition to their full-time jobs.